

# Voltage-Doubler Rectifier with PFC, Regulation and Balancing of the Output Voltages Using DSP

**Samir Ahmad Mussa**

UNIJUÍ - Northwestern Regional University of the State of  
Rio Grande do Sul  
DeTEC - Department of Technology  
P.O. Box 560 – 98700-000  
Ijuí – RS – Brazil  
Phone: +55-55-3332-7100 – Fax: +55-55-3332-9100  
e-mail: mussa@detec.unijui.tche.br

**Hari Bruno Mohr**

UFSC - Federal University of Santa Catarina  
Department of Electronics Engineering  
INEP - Power Electronic Institute  
P.O. Box 5119 – 88040-970  
Florianópolis – SC – Brazil  
Phone: +55-48-331-9204 - Fax: +55-48-234-5422  
e-mail: hari@inep.ufsc.br

**Abstract:** This article presents the study and implementation of a single-phase pre-regulator rectifier, which can be applied to telecommunications sources with digital control using a DSP. The control technique used aims to obtain power factor correction (PFC) and regulated and balanced output voltages. The rectifier is a single-phase voltage doubler with a center tap at the voltage output. The DSP used is the ADMC331 of ANALOG DEVICES. The greatest advantages of this topology over the standard boost rectifier are: reduction in the number of components, the voltage across the switches is half of the total output voltage, lower conduction losses, single command for the switches and the presence of a center tap at the voltage output.

## I. INTRODUCTION

The telecommunications rectifiers are normally composed by two stages connected in series, a rectifier with power factor correction and dc-dc converter. The proposal of this work is the use of a single-phase voltage-doubler PWM boost rectifier with power factor correction whose main characteristics are: high power factor in the input, regulation and balance of the output voltages.

The operational basic principle of this converter consists in imposing adequately a sinusoidal reference, which is established through a signal set that brings within itself the necessary characteristics to obtain a high power factor as well as regulated and balanced output voltage.

Several control techniques and topologies have been proposed to achieve the requirement of PFC [4,6].

The implemented control of the single-phase rectifiers was based on the average current mode control technique [6], which imposes to each period commutation the average current value in the inductor.

## II. PRINCIPLE OF OPERATION

The topology of the voltage-doubler rectifier used is shown in fig. 1. Its main characteristics are:

- The utilization of two diodes commuted in high frequency constituting the rectifier stage;
- Common capacitive center point;
- Bi-directional switch in current with single command;
- Blocking voltage in the switches is equal to half of the DC-link voltage.




Fig.1 – Topology of the rectifier.

This converter behaves as if composed of two boost type converters operating in a complementary manner, since each half cycle of the AC-mains voltage will have the combination of a diode and a switch. In the half cycle where the boost diode (D3, D4) remains blocked, the connected load on this output is supplied exclusively by the capacitor.

The operating stages of this structure can be divided into four (4), being two (2) for each half cycle of the AC-mains voltage.

*A. During the positive half cycle of the input voltage, switch S2 remains turned off*

Switch S1 is ordered to conduct, initiating the energy accumulation stage of L (fig.2). On the output stage, each capacitor (C1 and C2) provides energy to the load.

Switch S1 is cut off, inductor L and source Vin provides energy to the capacitor C1 and its associated load, through diode D4 (fig.3).

These two stages occur in switch frequency during positive half cycle. The duration of each stage is proportional to the duty cycle.

*B. During the negative half cycle of the input voltage, switch S1 remains turned off*

Switch S2 is ordered to conduct, initiating the energy accumulation stage of L. At the output DC-link, each capacitor is responsible for providing energy to its associated load, (fig.4).

Switch S2 is cut off, source Vin and inductor L provide energy to the capacitor C2, through diode D3 (fig.5).

These energy transfer and accumulation cycles occur in switch frequency, also proportionally to the PWM period.




Fig.2 – Stage 1.




Fig.3 – Stage 2.




Fig.4 – Stage 3.




Fig.5 – Stage 4.

Table 1

Half-Cycle	Voltage in Switch S1, S2	Switching Command	Switch Turn on
Positive	Voltage in C1	(1-D)	D4
	0	D	S1,D2
Negative	Voltage in C2	(1-D)	D3
	0	D	S2,D2

Table 1 synthesizes the single-phase voltage-doubler boost rectifier operational stage, showing the semiconductors that conduct and the respective voltage applied to the same for each half-cycle of converter operation. It is possible to verify that there is always one (1) or two (2) semiconductors conducting during of the AC-mains voltage period.

#### A. Duty Cycle Variation

The converter pre-regulator used in the power factor correction is going to operate in the continuous conduction




Fig.6 –Duty cycle variation.

mode (CCM).

The duty cycle must vary to each commutation period for switch frequency constant in order to control the average value of the output voltages desirable. Departing of the valid relation for the boost converter static gain, output voltage by the input voltage, it has:

$$\frac{V_o}{V_{in}} = \frac{1}{1-D} \quad (1)$$

Replacing adequately  $V_{in}$ 's values and  $D$ , it arrives the following variation duty cycle term:

$$D(\omega.t) = 1 - \frac{1}{\beta} \cdot \sin(\omega.t) \quad (2)$$

Being  $\beta$  defined as the relation between output voltage and the input peak voltage, of the following form:

$$\beta = \frac{V_o}{V_{in,p}} \quad (3)$$

The fig. 6 represents the duty cycle variation expressed by the (2).

#### B. Input current Ripple

The input current ripple varies to each commutation period, or be, is going to vary along the AC-mains voltage period. The boost inductor value depends on the knowledge of this ripple. Admitting constant the voltage applied on L during the switches conduction S1 and S2, it arrives the (4) that represents the input current ripple

normalized by  $\frac{L}{V_{in,p} \cdot T_s}$ .

$$\overline{\Delta I_L}(\omega.t) = \sin(\omega.t) \left[ 1 - \frac{1}{\beta} \cdot \sin(\omega.t) \right] \quad (4)$$

The fig.7 represent graphically (4), the normalized current ripple  $\overline{\Delta I_L}(\omega.t)$  in function of  $\beta$ .




Fig.7 – Input current ripple normalized.

The maxim ripple point of current is obtained through the derivative analysis of (4). This value is replaced back in the (4) and solving for  $L$  then becomes:

$$L = \frac{V_{in_p} \cdot \Delta I_L^{max}}{f_s \cdot \Delta I_L} \quad (5)$$

Where:

$f_s$  : Commutation frequency.

$\Delta I_L$  : Input current variation specified by the projector.

$V_{in_p}$  : Input peak voltage.

The  $\Delta I_L^{max}$ , represents the maxim current ripple in the inductor, that depends on the value of  $\beta$ . If  $\beta \leq 2$ , then

$$\Delta I_L^{max} \text{ is } \frac{\beta}{4} \text{ or else } (1 - \frac{\beta}{4}).$$

### III. AVERAGE CURRENT MODE CONTROL TECHNIQUE

The modulation strategy used is based on the appropriate variation of the duty cycle at a constant frequency. The control technique applied is called control by means of instantaneous average values of the input current. It is one of the most used in the power factor correction in pre-regulators with high power factor providing an input current with low harmonic distortion [4].

This technique consists of monitoring the input current of the converter making it follow a sinusoidal reference with the smallest error possible. This imposition is achieved through the appropriate high frequency switching control of the switches of converter. This control automatically regulates the output voltages and keeps them in balance. The control algorithm described was implemented using the ADMC331 DSP.

Figure 8 shows, using a block diagram, the control circuit used to command and control the rectifier.




Fig.8 – Block diagram of the control circuit.

$C_v$  - Voltage regulator. Block responsible by the converter output voltage regulation. The resultant control action in the exit of this regulator will contribute in the reference current composition ( $I_{ref}$ ), whose input is a resultant error signal of voltage sampling in the output

voltage ( $V_o$ ) of the converter and a reference voltage ( $V_{ref}$ ) pre-established in the design.

$C_i$  - Current regulator. The reference of current is compared with a current sample in the inductor, producing an error signal that is applied to the regulator of current. The control action in the output of this block is applied to the PWM modulator (Pulse Width Modulation).

PWM - The control action in the output current regulator  $C_i$  is compared with a saw tooth signal in PWM block, resulting the PWM signal of switches command. This signal PWM is applied to both switches.

#### A. Converter model

It is necessary to know the converter model to design adequately the current and voltage regulators with the power factor correction goal, converter output voltage regulation and balance.

For the current loop the converter transfer function must take into consideration the input current ( $IL$ ) related to control variable, in this case the duty cycle (6). A method for modeling using the model of PWM switch [4] proposed by [5] was used.

$$G_i(s) = \frac{IL(s)}{D(s)} \quad (6)$$

An option for the simplified model of the converter operating in continuous conduction mode (CCM) of current was made. This model considers the output voltage without ripple and the constant input voltage. Thus it arrives to the following transfer function of the converter, taking into consideration the input current and duty cycle.

$$G_i(s) = \frac{V_o}{S \cdot L} \quad (7)$$

In the same way, to design the voltage regulator it is necessary to determine the transfer function that relates the output voltage to the current in the inductor (8):

$$G_v(s) = \frac{V_o(s)}{IL(s)} \quad (8)$$

Through the switch model PWM [5], the result is given by (9):

$$G_v(s) = (1 - D) \cdot \frac{R_o}{S \cdot C_o \cdot R_o + 1} \quad (9)$$

Where:

$R_o$  : Load resistance.

$C_o$  : Output capacitance.

The voltage and current regulators ( $C_v(z)$  and  $C_i(z)$ ), employed in the converter control belong to the Proportional-Integral (PI) kind. The allocation criteria of the zero and of integrator gain adjustment of  $C_i(z)$  are based in [4], where integrator gain must be fitted to satisfy the gain crossing frequency criterion. It concisely has:

$$f_c \leq \frac{f_s}{4} \quad (10)$$


$$\omega_z = \frac{2\pi \cdot f_s}{20} \quad (11)$$

$\omega_Z$  : Zero frequency.

The controllers were determined in the continuous time, and the discrete transfer function through the bilinear transformation, from the controller knowledge in the domain of  $Z$ . Applying the transformed  $Z^{-1}$  obtaining the

Each of the output voltages is sensed and regulated in the same designed voltage reference ( $V_{ref}$ ). The necessary corrections to maintain the output voltage in the specified reference are done through the converter power flow control for each of the output voltages.


The power flow control is represented through a switch that commutes to each half cycle of the AC-mains voltage period, fig.9.



- 26 MIPS Fixed-Point DSP core;
- Single cycle instruction execution (38.5 ns);
- Independent computational units: ALU, Barrel Shifter and Multiplier /Accumulator;
- Multifunction instruction;
- 2K x 24 bit – Program memory RAM;
- 2K x 24 bit - Program memory ROM;
- 1K x 16 bit - Data memory RAM;
- Three-Phase 16 bit PWM generator;
- Seven (7) analog input channel with 12 – bit resolution;
- 24 bits of digital I/O port;
- Two 8-bit auxiliary PWM;
- 16-bit Watchdog timer;
- Programmable 16–bit timer with prescaler;
- Two double buffered serial ports;
- ROM utilities.

The sampling frequency adopted in the voltage variable acquisition and current is 100 kHz, while the converter switching frequency is 50 kHz. The PWM controller of the ADMC331 is operating in double update mode; there is an additional PWMSYNC pulse produced at the midpoint of each PWM period. Consequently, it is possible to produce PWM switching patterns that are no longer symmetrical

It was used one of the outputs of the three-phase PWM generator of ADMC331 for the activation of both switches, depending on the half-cycle of the AC-mains input voltage, one of the switches will conduct while the other will be blocked.






Fig. 11 – Program Blocks diagram.

At each PWM period beginning, the control unit of ADMC331 receives a synchronization pulse, change direction an interruption service routine, where the output voltages, the current in the inductor and the input voltage measures are made. From these values the controller calculations (PI) of voltages, whose output is compared with the input current sample generating an error that is applied to the controller (PI) of current. Once the controller control action of current is certain, this value is loaded in the three-phase PWM unit, which itself generates the PWM.

Fig.10 show that the AC-mains voltage signal sample ( $V_{in}$ ) is carrying to zero crossing detector circuit. This output indicates to the DSP which half-cycle of the input voltage it operating the converter, that is, which of the output voltages ( $Vo1$ ,  $Vo2$ ) of the converter is susceptible to the control and regulation through the control voltage loops

## V. EXPERIMENTAL RESULTS

A prototype was planned and implemented using the specifications presented in table 2.

Table 2

$V_{in}$	Input rms voltage	127 V
$Vo1, Vo2$	Voltage at each output	250 V
$P_o$	Total output power	1000 W
$f_s$	Switching frequency	50 kHz
$f_r$	AC line frequency	60 Hz

Fig.12 shows a converter photo and the environment of ADMC331.




Fig. 12 – Implemented prototype photo.

Fig.13 and Fig.14 shows the THD diagram of the input current and the THD diagram of the input voltage. The input current THD is 3.14% and the input voltage THD is 3.01 %. The Power Factor (PF) is 0.9985.




Fig. 13 – The THD diagram of phase input current.




Fig. 14 – The THD diagram of phase input voltage.

The following figures show the principal waveforms of the converter operating at rated power (1000 W). Fig. 15 shows the input voltage ( $V_{in}$ ) and current ( $I_{in}$ ) and output voltages ( $Vo1$ ,  $Vo2$ ).




Fig. 15 – Input voltage ( $V_{in}$ ) and current ( $I_{in}$ ) and output voltages ( $V_{o1}$ ,  $V_{o2}$ ).




Fig. 16 – Current ( $I_{in}$ ) and output voltages ( $V_{o1}$ ,  $V_{o2}$ ) with a 33% load disturbance.




Fig. 17 – Current ( $I_{in}$ ) and output voltages ( $V_{o1}$ ,  $V_{o2}$ ) with a 33% load disturbance.




Fig. 18 – Current ( $I_{in}$ ) and output voltages ( $V_{o1}$ ,  $V_{o2}$ ) with a 33% load disturbance.




Fig. 19 – Output voltages ( $V_{o1}$ ,  $V_{o2}$ ), input current ( $I_{in}$ ) and the reference signal ( $Ref^+$ ,  $Ref^-$ ) for unbalanced loads.




Fig. 20 – Voltage ( $V_{s1}$ ) across and current ( $I_{s1}$ ) through the switch and the command signal ( $Gate1$ ).

In the fig.16 both the converter output are perturbed at the same time. In the fig.17 it has a reduction of 33% of converter load, in different time. In the fig.18 withdraws the load (33%) of the output  $V_{o1}$  and it afterwards adds in the output  $V_{o2}$ .

Fig.19 can be observed a converter operating with unbalanced load, it observes the unbalance provoked in the reference signal amplitude, similar of maintain the output voltages ( $V_{o1}$  and  $V_{o2}$ ) balanced.

## VI. CONCLUSIONS

This paper has proposed the use of digital control for a voltage doubler rectifier by using a DSP, taking into consideration: The power factor correction and the regulation and balancing of the output voltages. Each of the output voltages is sensed and regulated in the same designed voltage reference ( $V_{ref}$ ) through the current reference amplitude variation of in each half cycle of the AC-mains voltage period.

Using digital techniques implemented by a DSP is possible to reduce the volume and cost of the command and control circuits. The reduction of volume is due to the fact that by using the ADMC331 most of the components responsible for implementing the control laws can be eliminated, since these laws are implemented by means of software. As for the cost, these components are becoming more and more accessible and diversified. The final result is high efficiency, high power factor converter with regulated and balanced output voltages.

The ADMC331 may also be used to perform more functions such as supervision and soft start.

## VII. REFERENCES

- [1] *Single Chip DSP Motor Controller ADMC331* – Data Sheet, ANALOG DEVICES.
- [2] *ADSP-2100 Family User's Manual* – Data Sheet, ANALOG DEVICES.
- [3] *ADSP-2100 Family, Assembler Tools & Simulator Manual*, ANALOG DEVICES.
- [4] Souza, A. F., "Retificadores monofásicos de alto fator de potência com reduzidas perdas de condução e comutação suave", *Tese de Doutorado*, UFSC – INEP, 1998.
- [5] Vorperian, V., "Simplified Analysis of PWM Converters Using the Model of the PWM Switch; Part I: Continuous Conduction Mode", *VPEC Newsletter Current*, fall 1988, pp.1-9.
- [6] Dixon, Lloyd, "Average Current Mode Control of Switching Power Supplies.", UNITRODE, Application Note U – 140.
- [7] Salmon, John C., "Circuit topologies for pwm boost rectifiers operated from 1-phase and 3-phase ac supplies and using either single or split dc rail voltage outputs", *APEC'95*.
- [8] Salmon, John C., "Circuit Topologies for Single-Phase Voltage-Doubler Boost Rectifiers", *IEEE Transactions on Power Electronics*, Vol. 8, No. 4, October 1993.
- [9] Mussa, Samir A; Mohr, Hari B., "Single-Phase AC-DC Converter with Power Factor Correction Using DSP", *IV Industry Applications Conference*, IV INDUSCON'2000, Vol.2, pp.687-692.
- [10] S. Buso, P. Mattavelli, L. Rossetto, G. Spiazzi, "Simple Digital Control Improving Dynamic Performance of Power Factor Preregulators", *IEEE Transactions on Power Electronics*, Vol.13, No.5, September 1998, pp.814- 823.
- [11] Gene F. Franklin, J. David Powell, Michael L. Workman, *Digital Control of Dynamic Systems*. Third Edition. Addison Wesley Longman, Inc. 1998.