

A ZVS PWM INVERTER WITH ACTIVE CLAMPING TECHNIQUE USING ONLY A SINGLE AUXILIARY SWITCH

Marcello Mezaroba*, Denizar Cruz Martins** and Ivo Barbi**

SOCIESC - Educational Society of Santa Catarina
IST – Superior Technology Institute
P.O. Box 401
89227-700 Joinville, SC, BRAZIL
Phone: 55(47) 461-0112 - Fax: 55(47) 461-0134
mezaroba@sociesc.com.br

** UFSC - Federal University of Santa Catarina
INEP - Power Electronics Institute
P.O. Box 5119
88040-970 Florianópolis, SC, BRAZIL
Phone: 55(48)331.9204 – Fax: 55(48)234.5422
ivobarbi@inep.ufsc.br

Abstract - This paper presents a ZVS PWM inverter with voltage clamping technique using only a single auxiliary switch. The structure is particularly simple and robust. It is very attractive for single-phase high power applications. Conduction and switching losses are reduced due to implementation of the simple active snubber circuit, that provides ZVS conditions for all switches, including the auxiliary one. Its main features are: Simple control strategy, robustness, lower weight and volume, lower harmonic distortion of the output current, and high efficiency. The principle of operation for steady-state conditions, mathematical analysis and experimental results from a laboratory prototype are presented.

I. INTRODUCTION

Many efforts have been made by the researchers all over the world, in the attempt to reduce the harmonic distortion and the audible noise in the output of the inverters.

These objectives have been attained with the increase of the inverter commutation frequencies and an appropriate modulation strategy. These measures give some benefits like the reduction of the weight and volume of the magnetic elements; nevertheless they cause some difficulties due to the high commutation losses in the switches and the electromagnetic interference appearing. These factors occur mainly in inverter topologies that use the bridge inverter configuration. At the moment that the main switch turn on, the antiparallel diode of the bridge complementary switch begins its reverse recovery phase. During this stage the switches are submitted to a high current ramp rate (di/dt) and a high peak reverse recovery current (I_r). Both contribute significantly to the increasing of the commutation losses and procedure electromagnetic interference.

A great number of works have been developed with the aim to diminish these problems [1], [2], [3].

Recently, some researches were made using the reverse-recovery energy from the diodes to obtain soft commutation in the switches of the pre-regulated rectifiers with high power factor [4], [5].

In this paper a ZVS PWM inverter with voltage clamping across the switches, using only a single auxiliary switch, is presented. The proposed structure utilizes the diode reverse recovery energy technique to obtain soft commutation in all switches, such as the rectifier shown in reference [5].

This topology presents some advantages in comparison with the conventional soft commutation inverters studied in the literature, which we can print out:

- Soft commutation in all load range;
- Simple topology with a low number of components;
- Use a classical PWM modulation;
- Auxiliary switch works with constant duty cycle in all operation stages;
- Use of slow and low cost rectifiers diodes;
- Low clamping voltage across the capacitor;
- Low current stress through the main switches;
- Simple design procedure with low restrictions;
- High efficiency.

II. PROPOSED CIRCUIT

The proposed circuit is shown in Fig.1. It presents a half bridge inverter configuration, where Q1, Q2 are the main switches, and Qa is the auxiliary switch.

The snubber circuit is formed for one switch **Qa**, one small center-tapped inductor **Ls1**, **Ls2** and one capacitor **Cs**. **C1**, **C2** and **Ca** are the commutation capacitors. The capacitor **Cs** is responsible by the storage of the diode reverse recovery energy and by the clamping of switches voltage. The inductors **La1** and **La2** can be constructed in the same ferrite core, and they are responsible for the control of the di/dt during the diode reverse recovery time. The main advantage of this converter consists in the use of only one auxiliary switch, which provides the clamping of the voltage and the ZVS conditions for all switches, including the auxiliary switch in the snubber circuit.

III. OPERATION STAGES (FOR THE FIRST HALF CYCLE)

The principle operation of both semicycle of the inverter load current is symmetrical. Thus, only for the first half cycle of the operation the circuit analysis will be made.




Fig. 1. Proposed Circuit.

To simplify the analysis, the following assumptions are made: the operation of the circuit is steady state; the components are considered ideal; excluding the reverse recovery of the diodes D1, D2. The voltage across the capacitor Cs, and the current in the output inductor Lout are considered constant during the switching period. The parameter E represents the total bus voltage ($E=V1+V2$), and Vcs is the voltage across the clamping capacitor Cs. The parameter Ls is defined as the sum of the auxiliary inductors ($Ls=Ls1+Ls2$).

In the following paragraphs the operation stage of the first positive half cycle of the output current is described in detail.

First stage (t0-t1): During this interval the output current I_{out} is increasing, and delivering energy to the source V2 via diode D2. At the same time, the additional current i_{Ls1} flows around the mesh, formed by Ls2, Qa, Cs, and Ls1.

Second stage (t1-t2): This stage starts when the auxiliary switch Qa is blocked. The current i_{Ls1} begins the charge of the capacitor Ca from zero to $E+V_{Cs}$, and discharges C1 from $E+V_{Cs}$ to zero.

Third stage (t2-t3): At this stage the voltage across C1 reaches zero, and it is clamping by the diode D1. So, the switch Q1 conducts with ZVS condition. At this moment, the voltage $E = V1+V2$ is applied across the inductors Ls1 and Ls2, and the currents i_{Ls1} and i_{Ls2} decrease linearly.

Fourth stage (t3-t4): It begins when the current i_{Ls1} inverts its direction and flows through the switch Q1. The current i_{Ls2} continues to decrease until inverting its direction, and begins the reverse recovery phase of the diode D2. The inductor Ls2 limits the di_{Ls2}/dt .

Fifth stage (t4-t5): This stage starts when the diode D2 stops conducting. The current i_{Ls2} begins the charge of the capacitor C2 from zero to $E + V_{Cs}$ and the discharge of Ca from $E + V_{Cs}$ to zero.

Sixth stage (t5-t6): At this stage the voltage across the capacitor Ca reaches zero, and it is clamped by the diode Da. Thus, the auxiliary switch Qa conducts with zero-voltage switching. The currents i_{Ls1} and i_{Ls2} increase, due to the application of the voltage V_{Cs} across the inductors Ls1 and Ls2.

Seventh stage (t6-t7): This stage begins when the current i_{Ls2} changes its direction and flows through the switch Qa. The current i_{Ls1} continues to increase linearly.

Eighth stage (t7-t8): At this stage the switch Q1 is blocked, and the current in Cs inverts its direction and flows through the diode Da. The capacitor C1 charges itself from zero to $E + V_{Cs}$ and the capacitor C2 discharges from $E + V_{Cs}$ to zero.

Ninth stage (t8-t9): It begins when the voltage across the capacitor C2 reaches zero, and it is clamped by the diode D2. The current i_{Ls1} continues increasing. This stage finishes when i_{Ls1} inverts its direction, and flows through the auxiliary switch Qa, restarting the first operation stage.

For the second half cycle the operation stage is analogous and can be described in an identical way.

The main waveforms are shown in Fig. 2, and Fig.3. shows the main operation stages.




Fig. 2. Main Waveforms.

IV. MATHEMATICAL ANALYSIS OF THE SOFT-SWITCHING CIRCUIT

To guarantee ZVS conditions, it is necessary, in the second stage, that the stored energy in the inductor $Ls=Ls1+Ls2$ be sufficient to discharge the capacitor C1 and to charge Ca. Thus, by inspection of Fig. 3 (Interval t1-t2) the following condition can be formulated:

$$Ls \cdot If^2 \geq (Ca + C1)(E + V_{Cs})^2 \quad (1)$$

Where If is the maximum current in Ls2, and V_{Cs} is maintained constant during a switching period. Assuming $V_{Cs} \ll E$ we have:




Fig. 3. Operation Stage

$$If \min \geq E \sqrt{\frac{C1 + Ca}{Ls}} \quad (2)$$

It is necessary to know the clamping voltage behavior for the design of the switches and capacitor Cs .

In the steady state conditions the clamping capacitor average current must be zero. Thus:

$$iC_{sav} = \frac{1}{Ts} \left[\int_0^{t7} \left(\frac{Vcs}{Ls} \cdot t - Ir \right) dt + \int_{t7}^{t1} \left(\frac{Vcs}{Ls} \cdot t - Iout - Ir \right) dt \right] \quad (3)$$

Where Ts is the switching period

Solving the integral equation, and considering:

$$D = \frac{t7}{Ts} \quad (4)$$

$$t1 \approx Ts \quad (5)$$

$$iC_{sav_{av}} = 0 \quad (6)$$

We have:

$$Vcs = \frac{2 \cdot Ls}{Ts} [Ir + Iout (1 - D)] \quad (7)$$

Considering that the output current will be sinusoidal and in phase with the output voltage, thus:

$$Iout = \frac{E \cdot ma}{2 \cdot Zout} \cdot \sin \alpha t \quad (8)$$

where $Zout$ is the load impedance given by:

$$Zout = \sqrt{Rout^2 + (\omega \cdot Lout)^2} \quad (9)$$

$Rout$ – Load resistance

Lc – Load inductance

The duty cycle D can also be defined as:

$$D = ma \cdot \sin \alpha t \quad (10)$$

Where ma represents the modulation factor of amplitude.

Combining Eqs. 7, 8 e 10 we obtain the expression of the Vcs voltage.

$$Vcs(t) = \frac{2 \cdot Ls}{Ts} \left[Ir + \frac{E \cdot ma}{2 \cdot Zout} \cdot \sin \alpha t \cdot (1 - ma \cdot \sin \alpha t) \right] \quad (11)$$

Where Ir is the peak reverse recovery current of the antiparallel diode, which can be given by:

$$Ir = \sqrt{\frac{4}{3} \cdot Qrr \cdot \frac{E}{Ls}} \quad (12)$$

Qrr – Reverse Recovery Charge

From the analysis of the current behavior in the capacitor C_s , the expression of the current I_f can be obtained :

$$I_f(t) = \frac{V_{cs}}{L_s} \cdot T_s - I_{out} - I_r \quad (13)$$

Combining Eq. 11 with Eq. 13 and making some simplifications we obtain the expression that represents the evolution of the current I_f .

$$I_f(t) = I_r + \frac{E \cdot ma}{2 \cdot Z_{out}} \cdot \sin \omega t - \frac{E \cdot ma^2}{Z_{out}} \cdot \sin^2 \omega t \quad (14)$$

To guarantee ZVS condition in all load range the minimum value of the current I_f obtained from Eq. 14 must be bigger than the value obtained from Eq. 2.

V. DESIGN EXAMPLE

A. Input Data

$E = 400V$	Bus Voltage
$V_{out} = 127V$	RMS Output Voltage
$P_{out} = 1000VA$	Output Power
$I_{out} = 7.88A$	Output Current
$f_s = 20KHz$	Switching Frequency
$f = 60Hz$	Output Frequency
$L_{out} = 2.5mH$	Load Inductance
$R_{out} = 16\Omega$	Load Resistance
$ma = 0,9$	Modulation Factor

B. Calculation of the auxiliary inductors.

The auxiliary inductors are responsible for the di/dt limit during the turn off of the main diodes. The di/dt is directly related with the peak reverse recovery current I_r of the antiparallel diodes. A “snappy” di/dt produces a large amplitude voltage transient and contributes significantly to Electro-magnetic interference.

In the design procedure it is chosen a di/dt that is usually find in the diode data book. This is a simple way to obtain the diodes fundamental parameter for the design of the inverter. In such case the di/dt chosen for this example was 40A/us. Knowing that the current ramp rate is determined by the external circuit, thus:

$$L_s = \frac{E}{\frac{di}{dt}} = \frac{400V}{40 \frac{A}{\mu s}} = 10\mu H \quad (15)$$

The auxiliary inductors are given by:

$$L_{s1} = L_{s2} = \frac{L_s}{2} = 5\mu H \quad (16)$$

C. Load Impedance.

The load impedance is obtained from Eq. 17

$$Z_{out} = \sqrt{16\Omega^2 + (2 \cdot \pi \cdot 60Hz \cdot 2,5mH)^2} = 16.11\Omega \quad (17)$$

D. Diode Choose.

For the performance of the inverter it is important to choose a slow diode. So, we opt to use the body diode of

the MOSFET IRFP460, which has the following characteristics:

$V_{dss} = 500V$	Maximum Reverse Voltage
$I_s = 20A$	Diode Average Current
$Q_{rr} = 5.7\mu C$	Reverse Recovery Charge

E. Switching Period

$$T_s = \frac{1}{f_s} = \frac{1}{20KHz} = 50\mu s \quad (18)$$

F. Reverse Recovery Current.

The reverse recovery current is given by the Eq. 12.

$$I_r = \sqrt{\frac{4}{3} \cdot 5,7\mu C \cdot \frac{400V}{10\mu H}} = 17,4A \quad (19)$$

G. Capacitor Clamping Voltage Behavior

Using a Eq. 11 the curves described in Fig. 4 are obtained.




Fig 4. Capacitor Clamping Voltage Behavior

For $Z_{out}=16\Omega$ and $ma=0,9$, the maximum clamping voltage is 8V.

We can observe that the voltage increment across the switches is smaller than conventional inverter.

H. Current I_f Behavior.

The current I_f behavior, obtained from Eq.14 and Eq. 2, can be seen in Fig. 5.

It is observed that the current I_f has a minimum point that is located in $\pi/2$, and the intensity of the current diminishes with the increase of the load. To guarantee ZVC condition in all range load, the minimum value of the current I_f , obtained from Eq. 14, must be bigger than the value of the traced straight line from Eq. 2.




Fig. 5. Current I_f Behavior

VI. EXPERIMENTAL RESULTS

An inverter prototype rated 1kVA operating with PWM commutation was built to evaluate the proposed circuit. The main specifications and components are given below:

A. Prototype Specifications

$P_{out} = 1500 \text{ W}$	(Output Power)
$E = 400\text{V}$	(Bus Voltage)
$V_{out} = 127\text{V}$	(Rms Output Voltage)
$f = 60\text{Hz}$	(Output Frequency)
$f_s = 20 \text{ kHz}$	(Switching Frequency)
Q1, Q2, Qa	(IGBT IRG4PC50W)
D1, D2, Da	(Mosfet Body Diode IRFP460)
C1, C2, Ca	(Components Intrinsic Capacitance)
Ls1, Ls2	(5uH each; Ferrite Core EE30/7; N=16 turns, 13 wires #20AWG)
Cs	(220uF/35V; Electrolytic Capacitor)
Lout	(2.5mH, Output Inductor)
Rout	(16Ω; Output Resistor)

B. Experimental Waveforms

In the figures presented below we can observe the experimental waveforms obtained from the laboratory prototype. Figs. 6, 7 and 8 show the voltage and current in the switches.

In Fig. 9 it can be observed the current in the commutation auxiliary inductors for a switching period.

The voltage across the clamping capacitor C_s is shown in Fig. 10. . We can note a very low voltage across C_s .

The output voltage and current are presented in Fig. 11.

Fig. 12 and 13 show the efficiency and losses as function of the load range.




Fig. 6. Voltage and current in Q1, D1.
(100V/div, 5A/div, 1us/div)




Fig. 7. Voltage and current in Q2, D2.
(100V/div, 5A/div, 1us/div)




Fig. 8. Voltage and current in Qa.
(100V/div, 5A/div, 1us/div)




Fig. 9. Current in Ls1 and Ls2.
(5A/div, 10µs/div)




Fig. 10. Voltage in Cs.
(2V/div, 2ms/div)




Fig. 11. Output voltage and current.
(50V/div, 5A/div, 5ms/div)

VII. CONCLUSIONS

A ZVS PWM inverter with voltage clamping using a single auxiliary switch has been developed. The operation stages for steady-state condition, mathematical analysis, main waveforms and experimental results were presented. The experimental results show a low voltage in the clamping capacitor. Conduction and switching losses are reduced due to the implementation of the simple active

snubber circuit, that provides ZVS conditions for all the switches, including the auxiliary one. The reduced number of components and the simplicity of the structure increase its efficiency and reliability, and make it suitable for practical applications. The proposed circuit presents soft commutation for all load range, confirming the theoretical studies.




Fig. 12. Efficiency over the output range.




Fig. 13. Inverter losses

VIII. REFERENCES

- [1] BINGEN, G.; *High Current and Voltage Transistor Utilization*. Proceedings of First European Conference on Power Electronics and Applications, 1985, pp. 1.15-1.20.
- [2] McMURRAY, W. *Resonant Snubbers with Auxiliary Switches*. Conference Records of IEEE IAS Annual Meeting, 1990 pp.829-834.
- [3] DE DONCKER, R. W.; LYONS, J. P. *The Auxiliary Resonant Commuted Pole Converter*. Conference Records of IEEE IAS Annual Meeting, 1990, pp. 1228-1235.
- [4] BASSETT, John A.; *New Zero Voltage Switching, High Frequency Boost Converter Topology for Power Factor Correction*. INTELELEC'95, pp 813-820.
- [5] PIETKIEWICZ, A.; TOLLIK, D.; *New High Power Single-Phase Power Factor Corrector with Soft-Switching*. INTELELEC'96, pp 114 – 119.