

A ZVS PWM HALF-BRIDGE INVERTER WITH ACTIVE CLAMPING TECHNIQUE USING THE REVERSE RECOVERY ENERGY OF THE DIODES

Marcello Mezaroba*, Denizar Cruz Martins** and Ivo Barbi**

SOCIESC - Educational Society of Santa Catarina
IST – Superior Technology Institute
P.O. Box 401
89227-700 Joinville, SC, BRAZIL
Phone: 55(47) 461-0112 - Fax: 55(47) 461-0134
mezaroba@sociesc.com.br

** UFSC - Federal University of Santa Catarina
INEP - Power Electronics Institute
P.O. Box 5119
88040-970 Florianópolis, SC, BRAZIL
Phone: 55(48)331.9204 – Fax: 55(48)234.5422
ivobarbi@inep.ufsc.br

Abstract - This paper presents a ZVS PWM Half-Bridge Inverter with active voltage clamping technique using the reverse recovery energy of the diodes. The structure use only a single auxiliary switch and is particularly simple and robust. It is very attractive for single-phase high power applications. Switching losses are reduced due to implementation of the simple active snubber circuit, that provides ZVS conditions for all switches, including the auxiliary one. Its main features are: Simple control strategy, robustness, lower weight and volume, lower harmonic distortion of the output current, and high efficiency. The principle of operation for steady-state conditions, mathematical analysis and experimental results from a laboratory prototype are presented.

I. INTRODUCTION

With the appearance of the Bipolar Transistors in the 50s and posteriori the Mosfets in the 80s, PWM modulation techniques could be used together with the increase of the commutation frequency, with the aim to reduce the harmonic distortion in the output of the inverters. These measures give some benefits like the reduction of the volume and weight of the filters and magnetic elements; nevertheless they cause some difficulties due to the high commutation losses in the switches, that reduce the efficiency of the converter, and the electromagnetic interference appearing. This events occur mainly in inverter topologies that use the bridge configuration, where the main switch conduction provoke the reverse recovery phenomenon of the antiparallel diode of the complementary switch.

A great number of works have been developed by power electronics scientific community, with the aim to diminish these problems. They can be divided in two groups: passive techniques [6], [7], [8], [9] and active techniques [1], [2],[3],[10].

In the active techniques area, some researches were made recently using the reverse-recovery energy from the diodes to obtain soft commutation in the switches of the pre-regulated rectifiers with high power factor [4], [5].

In this paper the analysis of a ZVS PWM half-bridge inverter with active clamping technique using the reverse recovery energy of the diodes to improve the efficiency of the converter, is presented.

This topology presents some advantages in comparison with the conventional soft commutation inverters studied in the literature, which we can print out:

- Soft commutation in all load range;

- Simple topology with a low number of components;
- Use a classical PWM modulation;
- Auxiliary switch works with constant duty cycle in all operation stages;
- Use of slow and low cost rectifiers diodes;
- Low clamping voltage across the capacitor;
- Low current stress through the main switches;
- Simple design procedure with low restrictions;
- High efficiency.

II. PROPOSED CIRCUIT

The proposed circuit is shown in Fig. 1. It presents a half-bridge inverter configuration, where **Q1**, **Q2** are the main switches, and **Qa** is the auxiliary switch. **C1**, **C2** and **Ca** are the commutation capacitors.

The snubber circuit is formed by one controlled switch, **Qa**, with antiparallel diode **Da**, one small inductor **Ls** and one clamping capacitor **Cs**. The capacitor **Cs** is responsible by the storage of the diode reverse recovery energy and by the clamping of switches voltage. The inductor **Ls** is responsible by the control of the **di/dt** during the diode reverse recovery time. The auxiliary switch works with constant duty cycle in all operation stage. One of the most advantage of this converter consists in the use of only one auxiliary switch, which provides the clamping of the voltage and the ZVS conditions for all switches, including the auxiliary switch in the snubber circuit.




Fig. 1. Proposed Circuit.

III. OPERATION STAGES (FOR THE FIRST HALF CYCLE)

The principle operation of both semicycle of the inverter load current is symmetrical. Thus, only for the first half cycle of the operation the circuit analysis will be made.

To simplify the analysis, the following assumptions are made: the operation of the circuit is steady state; the components are considered ideal; excluding the reverse recovery of the diodes **D1**, **D2**. The voltage across the capacitor **Cs**, and the current in the output inductor **Lc** are considered constant during the switching period. The parameter **E** represents the total bus voltage ($E=V1+V2$), and V_{cs} is the voltage across the clamping capacitor **Cs**.

In the following paragraphs the operation stage of the first positive half cycle of the output current is described in detail.

First stage (t0-t1): During this interval the output current **Iout** deliver energy to the source **V2** via diode **D2**. At the same time, the additional current **iLs** flows around the mesh, formed by **Ls**, **Qa**, and **Cs**.

Second stage (t1-t2): This stage starts when the auxiliary switch **Qa** is blocked. The current **iLs** begins the charge of the capacitor **Ca** from **zero** to $E+V_{cs}$ (where $E=V1+V2$), and discharges **C1** from $E+V_{cs}$ to **zero**.

Third stage (t2-t3): At this stage the voltage across **C1** reaches **zero**, and it is clamping by the anti-parallel diode **D1**. So, the switch **Q1** conducts with ZVS condition. At this moment, the voltage $E = V1+V2$ is applied across the inductor **Ls** and the currents **iLs** decrease linearly. The diode **D1** conducts the current **iLs**, while **D2** conducts the current **iLs** + **Iout**.

Fourth stage (t3-t4): It begins when the current **iLs** inverts its direction and flows through the switch **Q1**. The current **iLs** continues to decrease until inverting its direction of current of the diode **D2**, starting its reverse recovery phase. The inductor **Ls** limits the $diLs/dt$. In the end this stage the current in **Ls** is equal to **Ir**.

Fifth stage (t4-t5): This stage starts when the diode **D2** finishes its reverse recovery phase. The current **iLs** begins the charge of the capacitor **C2** from **zero** to $E + V_{cs}$ and the discharge of **Ca** from $E + V_{cs}$ to **zero**.

Sixth stage (t5-t6): At this stage the voltage across the capacitor **Ca** reaches **zero**, and it is clamped by the diode **Da**. Thus, the auxiliary switch **Qa** conducts with zero-voltage switching. The current **iLs** increase, due the application of the voltage V_{cs} across the inductor **Ls**. This stage finishes when the current in **Ls** reaches **zero**.

Seventh stage (t6-t7): This stage begins when the current **iLs** changes its direction and flows through the switch **Qa**. The current **iLs** continues to increase linearly.

Eighth stage (t7-t8): At this stage the switch **Q1** is blocked, and the current in **Cs** inverts its direction and flows through the diode **Da**. The capacitor **C1** charges itself from **zero** to $E + V_{cs}$ and the capacitor **C2** discharges itself from $E + V_{cs}$ to **zero**.

Ninth stage (t8-t0): It begins when the voltage across the capacitor **C2** reaches **zero**, and it is clamped by the diode **D2**. The current **iLs** continues increasing. This stage finishes when **iLs** is equal to **Iout**, and flows through the auxiliary switch **Qa**, restarting the first operation stage.

For the second half cycle the operation stage is analogous and can be described in an identical way.

The main waveforms are shown in Fig. 2, and Fig.3. shows the main operation stages.




Fig. 2. Main Waveforms.

IV. MATHEMATICAL ANALYSIS OF THE SOFT-SWITCHING CIRCUIT

To guarantee ZVS conditions, it is necessary, in the second stage, that the stored energy in the inductor **Ls** be sufficient to discharge the capacitor **C1** and to charge **Ca**. Thus, by inspection of Fig. 3 (Interval t1-t2) the following condition can be formulated:

$$L_s \cdot I_f^2 \geq (C_a + C_1)(E + V_{cs})^2 \quad (1)$$

Where **If** is the maximum current in **Cs**, and V_{cs} is maintained constant during a switching period. Assuming $V_{cs} \ll E$ we have:

$$I_f \min \geq E \sqrt{\frac{C_1 + C_a}{L_s}} \quad (2)$$

It is necessary to know the clamping voltage behavior for the design of the switches and capacitor C_s .

In the steady state conditions the clamping capacitor average current must be zero. Thus:

$$iC_{s_{av}} = \frac{1}{T_s} \left[\int_0^{t_7} \left(\frac{V_{cs}}{L_s} \cdot t - I_r \right) dt + \int_{t_7}^{t_1} \left(\frac{V_{cs}}{L_s} \cdot t - I_{out} - I_r \right) dt \right] \quad (3)$$

Where T_s is the switching period.




Fig. 3. Operation Stage

Solving the integral equation, and considering:

$$D = \frac{t_7}{T_s} \quad (4)$$

$$t_1 \approx T_s \quad (5)$$

$$iC_{s_{av}} = 0 \quad (6)$$

We have:

$$V_{cs} = \frac{2L_s}{T_s} [I_r + I_{out} (1 - D)] \quad (7)$$

The output current is given by:

$$I_{out} = \frac{E \cdot ma}{2 \cdot Z_{out}} \cdot \sin \alpha \quad (8)$$

where Z_{out} is the load impedance given by:

$$Z_{out} = \sqrt{R_{out}^2 + (\omega \cdot L_{out})^2} \quad (9)$$

R_{out} – Load resistance

L_c – Load inductance

The duty cycle D can also be defined as:

$$D = ma \cdot \sin \alpha \quad (10)$$

Where ma represent the modulation factor of amplitude.

Combining Eqs. 7, 8 and 10 we obtain the expression of the V_{cs} voltage.

$$V_{cs}(t) = \frac{2 \cdot L_s}{T_s} \left[I_r + \frac{E \cdot ma}{2 \cdot Z_{out}} \cdot \sin \alpha t \cdot (1 - ma \cdot \sin \alpha t) \right] \quad (11)$$

Where I_r is the peak reverse recovery current of the anti-parallel diode, which can be given by:

$$I_r = \sqrt{\frac{4}{3} \cdot Q_{rr} \cdot \frac{E}{L_s}} \quad (12)$$

Q_{rr} – Reverse Recovery Charge

From the analysis of the current behavior in the capacitor C_s , the expression of the current I_f can be obtained :

$$I_f(t) = \frac{V_{cs}}{L_s} \cdot T_s - I_{out} - I_r \quad (13)$$

Combining Eq. 11 with Eq. 13 and making some simplifications we obtain the expression that represents the evolution of the current I_f .

$$I_f(t) = I_r + \frac{E \cdot ma}{2 \cdot Z_{out}} \cdot \sin \alpha t - \frac{E \cdot ma^2}{Z_{out}} \cdot \sin^2 \alpha t \quad (14)$$

To guarantee ZVS condition in all load range the minimum value of the current I_f obtained from Eq. 14 must be bigger than the value obtained from Eq. 2.

V. DESIGN EXAMPLE

A. INPUT DATA

$E = 400V$	Bus Voltage
$V_{out} = 127 V$	RMS Output Voltage
$P_{out} = 7,5 KVA$	Output Power
$I_{out} = 59A$	Output Current
$f_s = 20KHz$	Switching Frequency
$f = 60Hz$	Output Frequency
$L_c = 500 \mu H$	Load Inductance
$R_c = 2,15\Omega$	Load Resistance
$ma=0,9$	Modulation Factor

B. CALCULATION OF THE AUXILIARY INDUCTORS.

The auxiliary inductors are responsible for the di/dt limit during the turn off of the main diodes. The di/dt is directly related with the peak reverse recovery current I_r of the anti-parallel diodes. A “snappy” di/dt produces a large amplitude voltage transient and contributes significantly to Electro-magnetic interference.

In the design procedure it is chosen a di/dt that is usually find in the diode data book. This is a simple way to obtain the diodes fundamental parameter for the design of the inverter. In such case the di/dt chosen for this example was 40A/us. Knowing that the current ramp rate is determined by the external circuit, thus:

$$L_s = \frac{E}{\frac{di}{dt}} = \frac{400V}{40 \frac{A}{\mu s}} = 10 \mu H \quad (15)$$

C. LOAD IMPEDANCE.

The load impedance is obtained from Eq. 16

$$Z_c = \sqrt{2,15\Omega^2 + (2 \cdot \pi \cdot 60Hz \cdot 500\mu H)^2} \cong 2,15\Omega \quad (16)$$

D. DIODE CHOOSE.

For the performance of the inverter it is important to choose a slow diode. So, we opt to use the diode SEMIKRON **SKKD 81/12**, which has the following characteristics:

$V_{rrm} = 1.200V$	Maximum Reverse Voltage
$I_{fav} = 80A$	Diode Average Current
$Q_{rr} = 120\mu C$	Reverse Recovery Charge

E. SWITCHING PERIOD

$$T_s = \frac{1}{f_s} = \frac{1}{20KHz} = 50\mu s \quad (17)$$

F. REVERSE RECOVERY CURRENT.

The reverse recovery current is given by the Eq. 12.

$$I_r = \sqrt{\frac{4}{3} \cdot 5,7\mu C \cdot \frac{400V}{10\mu H}} = 17,4A \quad (18)$$

G. CAPACITOR CLAMPING VOLTAGE BEHAVIOR

Using a Eq. 11 the curves described in Fig. 4 are obtained.

For $ma=0,9$, the maximum clamping voltage is **42V**.

We can observe that the voltage increment across the switches is smaller than conventional inverter.

H. CURRENT I_f BEHAVIOR.

The current I_f behavior, obtained from Eq.12 and Eq.14, can be seen in Fig. 5.




Fig 4. Capacitor Clamping Voltage Behavior

It is observed that the current I_f has a minimum point that is located in $\pi/2$, and the intensity of the current diminishes with the increase of the load. To guarantee ZVC condition in all range load, the minimum value of the current I_f , obtained from Eq. 14, must be bigger than the value of the traced straight line from Eq. 12.




Fig. 5. Current I_f Behavior

VI. EXPERIMENTAL RESULTS

An inverter prototype rated 7.5kW operating with PWM commutation was built to evaluate the proposed circuit. The main specifications and components are given below:

A. PROTOTYPE SPECIFICATIONS

P_{out}	7500 W (Output Power)
E	400V (Input Voltage)
V_{out}	127V (Rms Output Voltage)
f	60Hz (Output Frequency)
f_s	20 kHz (Switching Frequency)
Q1, Q2, Qa	(IGBT GA250TS60U)
D1, D2, Da	(SKKD81/12)
C1, C2, Ca	(Intrinsic Capacitance $\approx 1.5nF$)
L_s	(10uH each; Ferrite Core EE55/39; N=20 turns, 87 wires #22AWG)
C_s	(4 x 1000uF/350V; Electrolytic Capacitor)
L_{out}	(500uH, Output Inductor)
R_{out}	(2.15 Ω ; Output Resistor)

B. EXPERIMENTAL WAVEFORMS

In the figures presented below we can observe the experimental waveforms obtained from the laboratory prototype. Figs.6, 7 and 8 show the voltage and current in the switches.

In Fig. 9 it can be observed the current in the commutation auxiliary inductor for a switching period.

The voltage across the clamping capacitor C_s is shown in Fig.10. . We can note a very low voltage across C_s .

The output voltage and current are presented in Fig.11.

Fig. 12 show the efficiency as function of the load range.




Fig. 6. Voltage and current in Q1, D1 e C1




Fig. 7. Voltage and current in Q2, D2 e C2




Fig. 8. Voltage and current in Qa, Da e Ca




Fig. 9. Current in L_s




Fig. 10. Voltage in C_s




Fig. 11. Output voltage and current
50V/div, 50A/div, 5ms/div




Fig. 12. Efficiency over the output range.

VII. CONCLUSIONS

A ZVS PWM inverter with active voltage clamping using the reverse recovery energy of the diodes. The operation stages for steady-state condition, mathematical analysis, main waveforms and experimental results were presented. The experimental results show a low voltage in the clamping capacitor. Switching losses are reduced due to the implementation of the simple active snubber circuit, that provides ZVS conditions for all the switches, including the auxiliary one. The reduced number of components and the simplicity of the structure increase its efficiency and reliability, and make it suitable for practical applications. The proposed circuit presents soft commutation for all load range, confirming the theoretical studies.

VIII. REFERENCES

- [1] BINGEN, G.; *High Current and Voltage Transistor Utilization*. Proceedings of First European Conference on Power Electronics and Applications, 1985, pp. 1.15-1.20.
- [2] McMURRAY, W. *Resonant Snubbers with Auxiliary Switches*. Conference Records of IEEE IAS Annual Meeting, 1990 pp.829-834.
- [3] DE DONCKER, R. W.; LYONS, J. P. *The Auxiliary Resonant Commuted Pole Converter*. Conference Records of IEEE IAS Annual Meeting, 1990, pp. 1228-1235.
- [4] BASSETT, John A.; *New Zero Voltage Switching, High Frequency Boost Converter Topology for Power Factor Correction*. INTELELEC'95, pp 813-820.
- [5] PIETKIEWICZ, A.; TOLLIK, D.; *New High Power Single-Phase Power Factor Corrector with Soft-Switching*. INTELEC'96, pp 114 – 119.
- [6] UNDERLAND, Tore Marvin "Switching Stress Reduction in Power Transistor Converters". IEEE Industry Applications Society 1976, pp 383-391.
- [7] HOLTZ, J.; SALAMA, S. F.; WERNER, K.; "A Non-dissipative Snubber Circuit for High-Power GTO-Inverters". IEEE Industry Applications 1987, pp 613-618.
- [8] TARDIFF, D.; BARTON, T.H.; "A Summary of Resonant Snubbers Circuits for Transistors and GTOS". IEEE 1989, pp1176-1180.
- [9] LANGER, H.G.; FREGIEN, G.; SKUDELNY, H.C. "A Low Loss Turn-on Turn-off Snubber for GTO-Inverters". IEEE 1987, pp 607-612.
- [10] CHERITI, A. "A Rugged Soft Commutated PWM Inverter for AC Drivers". IEEE PESC 1990, pp 656-662.