

An Improved Design for ZVT DC-DC PWM Converters with Snubber Assisted Auxiliary Switch

J. Russi, M. L. Martins, H. A. Gründling, H. Pinheiro, J. R. Pinheiro and H. L. Hey

Power Electronics and Control Research Group - GEPOC

Federal University of Santa Maria - UFSM

97105-900 - Santa Maria - RS – Brazil

mariolsm@terra.com.br, jumar.russi@bol.com.br, hey@ctlab.ufsm.br - www.ufsm.br/gepoc

Abstract – This paper proposes an improved design to calculate the snubber auxiliary elements of ZVT DC-DC PWM converters with snubber assisted auxiliary switch. The proposed improved design guidelines are based on the reduction of the conduction losses through the auxiliary circuit. It is accomplished by the unique location of the turn-off snubber capacitor, which is shared by both active switches. By means of this improved design guidelines the converter efficiency can be improved.

An efficiency comparative analysis is carried out and the experimental results, obtained from 1 kW, 100 kHz laboratory prototypes, show a relevant improvement in converter efficiency compared to the original converter design. In addition, experimental results also shown that with the improved design the ZVT PWM converters with snubber assisted auxiliary switch can be competitive with ZVT PWM converters with constant auxiliary voltage source (True PWM ZVS pole).

KEYWORDS

DC-DC converters, Soft-switching, ZVT.

I. INTRODUCTION

With the aim of obtaining an improvement in overall performance of the PWM converters and further a reduction in size and weight of these power converters, soft-switching techniques have been the subject of intensive research. These techniques allow the power converters to operate with higher switching frequencies without penalizing the trade-off between switching losses and converter efficiency. Among these techniques, the commutation under Zero Voltage Transition – ZVT has been frequently employed, mainly when the active switches are implemented with majority carrier semiconductor devices. Besides the enhanced switching conditions for main devices, this technique also provides the absorption of main devices intrinsic capacitances. Moreover, the ZVT cell is placed in parallel with the main power path, enabling the converter to operate as close as possible to its PWM counterpart, with low conduction losses when compared to other Zero Voltage Switching - ZVS techniques [1].

In spite of ZVT converter proposed by [2] presents many advantages, its auxiliary circuit promotes inadequate commutation conditions to auxiliary switch. When auxiliary switch is implemented using power MOSFET devices, its output intrinsic capacitance enables Zero Voltage Switching - ZVS turn-off. Nevertheless, the energy stored during this

process is totally dissipated when the switch is turned on reducing the efficiency gain of the soft switching approach [3]. On the other hand, when IGBT devices are used, the turn-on capacitive losses are minimized but the turn-off losses associated with its current tail are not effectively reduced [4], which further limits its frequency operation.

Recently, several topologies have been proposed to minimize this inconvenient characteristic, which are based on one of the following principles:

a) Addition of a DC voltage source in series with the auxiliary switch S_a [5-9], yielding zero-current switching (ZCS) conditions to this switch. As ZCS switching conditions are well suited to IGBT devices the turn-on capacitive losses are quite reduced. Moreover, depending on the value of the DC voltage source, a reduction in reactive energy can be accomplished. Therefore, the conduction losses can be minimized. Nevertheless, the implementation of the auxiliary DC voltage source is done by means of (i) a voltage transformer [5-8] or (ii) a converter voltage source or sink [9], which can result in (i) demagnetizing problems and EMI degradation or (ii) operation under limited voltage ratio conversion;

b) Addition of a resonant circuit in series with the auxiliary switch also yields in ZCS conditions to this switch. Although low switching losses are achieved, the additional current stresses on main switch and/or additional voltage stresses on auxiliary switch [10-14], resulting from the resonant tank operation, enlarge the converter conduction losses.

c) Addition of passive turn-off snubbers to the auxiliary switch [15-19], which can effectively improve the switching conditions to auxiliary switch. However, they cannot avoid the turn-on capacitive losses due to parasitic capacitance present in auxiliary switch MOSFET device.

As it can be seen, none of the above mentioned solution could enhance the ZVT features without adding some drawback. However, by the efficiency point of view, the reduction of reactive energy makes ZVT converters with auxiliary DC voltage source more attractive [5-9].

In spite of this fact, if the storage energy in both, main and auxiliary switch turn-off snubbers, is not discharged by the auxiliary inductor, instead of, being directly regenerated to the output, the conduction losses can be quite reduced. This way, ZVT converters with snubber assisted auxiliary switch can be as attractive as ZVT with auxiliary DC voltage source, without any inconvenient related to the DC voltage source implementation.

To accomplish these features, the ZVT DC-DC PWM converter with snubber assisted auxiliary switch presented in [15-17], also referred as Flying Capacitor ZVT converter,




Fig. 1 – General PWM converter diagram. (a) Basic PWM switching cell; (b) Simplified PWM switching cell.

was designed in such way that the auxiliary inductor and turn-off snubber capacitors for main and auxiliary switches are independent of each other, ensuring that there is no trade-off among the choice of their values. Therefore, they can be truly optimized, improving the converter efficiency performance.

This paper is organized as follows: Section II describes the ZVT PWM converters with Snubber Assisted Auxiliary Switch, as well as its operation principle. Section III presents a improved snubber design to calculate the snubber for the auxiliary switch. In Section IV a comparative analysis between the original and the proposed design are carried out. Section V presents the comparative experimental results obtained from three ZVT PWM boost laboratory prototypes. Finally, Section VI presents the conclusions from the analysis and the experimental results.

II. ZVT PWM CONVERTERS WITH SNUBBER ASSISTED AUXILIARY SWITCH - SAAS

The common DC-DC PWM switching cell, Fig. 1(a), can be used to derive every DC-DC PWM converter circuits. Hence, to obtain a generalized analysis of the commutation process, this circuit, presented in [23], is adopted. Assuming that the filter inductance L (L_1) is large enough, the current can be considered constant during one switching period of the PWM converter. Therefore, its circuit can be simplified as depicted in Fig. 1(b).

Fig 2 shows the snubber assisted auxiliary circuit added to the boost converter derived from the common DC-DC PWM switching cell. It can be seen that the auxiliary circuit is composed by: an active current unidirectional switch S_a - D_{a1} ; two bypass diodes D_{a2} and D_{a3} ; a snubber inductor L_s ; a snubber capacitor C_{sn} ; and the intrinsic switches output capacitances C_s and C_{sa} . In steady-state operation the converter assumes nine circuit modes, Fig 3. The operation of each mode is described as follows.

Mode 0 ($t \leq t_0$): Before t_0 , both switches are off and current I flows through diode D . The converter PWM modulation defines the time for this mode.

Mode 1 ($t_0 < t \leq t_1$): At t_0 auxiliary switch S_a is turned on




Fig. 2 – ZVT PWM Boost Converter with SAAS.




Fig. 3 – Operation modes

with ZCS conditions and auxiliary inductor, currents i_{L_s} increases linearly with the following ratio.

$$i_{L_s} = V_{ZY} t / L_s \quad (1)$$

This mode ends when i_{L_s} reaches the value of current I .

$$t_1 - t_0 = IL_s / V_{ZY} \quad (2)$$

Mode 2 ($t_1 < t \leq t_2$): At t_1 diode D turns off and the energy stored in C_s discharges through L_s in a resonant way. The resonant process is governed by the following expressions.

$$i_{L_s} = I + V_{ZY} \sin(\omega_s t) / Z_s \quad (3)$$

$$v_{C_s} = V_{ZY} \cos(\omega_s t) \quad (4)$$

Where, $\omega_s = 1 / \sqrt{L_s C_s}$ and $Z_s = \sqrt{L_s / C_s}$.

This mode lasts until C_s to be completely discharged.

$$t_2 - t_1 = \pi \sqrt{L_s C_s} / 2 \quad (5)$$

Mode 3 ($t_2 < t \leq t_3$): At t_2 main switch body-diode D_1 turns on. ZVS and ZCS conditions are ensured for main switch turn-on. This freewheeling interval should be as small as possible to minimize the auxiliary circuit conduction losses, however, it must last time enough to the gate source voltage signal turn S completely on.

Mode 4 ($t_3 < t \leq t_4$): At t_3 S_a is turned off, bypass diode D_{a2} is turned on and i_{L_s} resonates with the equivalent series capacitance comprised by C_{sn} and C_{sa} . As $C_{sa} \ll C_{sn}$, the

dv/dt control is actually accomplished by C_{Sn} .

The resonant process is governed by the following expressions.

$$i_{Ls} = i_{Ls}(t_3) \cos(\omega_{eq} t) \quad (6)$$

$$v_{Csn} = Z_{eq} i_{Ls}(t_3) \sin(\omega_{eq} t) \quad (7)$$

Where, $\omega_{eq} = 1/\sqrt{L_s(C_{Sn} + C_{Sa})}$ and $Z_s = \sqrt{L_s/(C_{Sn} + C_{Sa})}$.

In this mode, current I is instantly deviated to main switch.

This mode lasts until v_{Csn} reaches V_{zy} .

$$t_4 - t_3 = \sin^{-1}(V_{zy}/Z_{eq} i_{Ls}(t_3))/\omega_{eq} \quad (8)$$

Mode 5 ($t_4 < t \leq t_5$): At t_4 bypass diode D_{a3} turns on and voltage across C_{Sn} and C_{Sa} is clamped at V_{zy} . In this mode i_{Ls} decreases linearly with the following ratio.

$$i_{Ls} = i_{Ls}(t_3) - V_{zy} t / L_s \quad (9)$$

This mode ends when main switch body-diode turns off.

$$t_5 - t_4 = (i_{Ls}(t_3) - I) L_s / V_{zy} \quad (10)$$

Mode 6 ($t_5 < t \leq t_6$): In this mode, i_{Ls} continues to decrease linearly with the ratio defined by (9). This mode lasts until i_{Ls} reaches zero.

$$t_6 - t_5 = IL_s / V_{zy} \quad (11)$$

Mode 7 ($t_6 < t \leq t_7$): In this mode, current I flows through S and converter operates as its PWM counterpart. The converter PWM modulation governs the duration of this mode.

Mode 8 ($t_7 < t \leq t_8$): At t_7 main switch is turned off and voltage across its terminals increases linearly with the ratio defined below.




Fig. 4 – Main theoretical waveforms.

$$v_{Cs} = It / (C_{Sn} + C_s) \quad (12)$$

As $C_s \ll C_{Sn}$, the dv/dt control is actually performed by C_{Sn} .

This mode ends when v_{Cs} reaches V_{zy} .

$$t_8 - t_7 = (C_{Sn} + C_s) V_{zy} / I \quad (13)$$

Mode 9 ($t_8 < t \leq t_0$): At t_8 , v_{Cs} reaches V_{zy} and diode D turns on. In this mode, current I flows through D .

The main theoretical waveforms are shown in Fig. 4.

III. IMPROVED SNUBBER DESIGN

In conventional design guidelines [16,17], auxiliary elements L_s and C_s are defined as a function of the current stresses on auxiliary switch, given by k_I ,

$$k_I = (1 + (V_{zy}/Z_s I)) \quad (14)$$

and the total ZVS time, given by t_{ZVS} ,

$$t_{ZVS} = IL_s / V_{zy} + \pi \sqrt{L_s C_s} / 2 \quad (15)$$

Solving (14) and (15) for L_s and C_s the following expressions can be found,

$$L_s = V_{zy} t_{ZVS} / I (1 + \pi (k_I - 1) / 2) \quad (16)$$

$$C_s = I t_{ZVS} (k_I - 1)^2 / V_{zy} (1 + \pi (k_I - 1) / 2) \quad (17)$$

Where k_I is directly related to the conduction losses and are chosen to be in a range between 1.3 and 1.5 times of current I and t_{ZVS} is related to the minimum and maximum duty-cycle. For DC-DC converter t_{ZVS} is in a range of 10% to 15% of converter operation period. On the other hand, in PFC applications it is significantly reduced to a range of 2% to 3% of the converter operation period.

The auxiliary capacitor C_{Sn} is chosen to assure the time conditions given by t_{ZVS} or to ensure turn-off smoothness for S_a .

The ZVT DC-DC PWM converter with SAAS has a unique characteristic that consist of the presence of a turn-off snubber C_{Sn} across the auxiliary inductor L_s . By a proper choice of C_{Sn} it can also smooth the main switch turn-off commutation process. This way, main switch snubber capacitor can be as small as possible without penalizing the turn-off losses.

As the energy stored in C_{Sn} is regenerated to the output without circulating through L_s , C_{Sn} can be made large enough to ensure low switching losses for both, main and auxiliary switch with no additional conduction losses.

To ensure snubber operation for S and S_a , C_{Sn} must verify the following expression.

$$C_{Sn} \leq L_s (I + (V_{zy}/Z_s))^2 / V_{zy}^2 \quad (18)$$

Expression above is graphically represented in the state-plane $Z_{Csn} i_{Ls} \times v_{Csn}$, shown in Fig. 5.

Once that (18) is true, C_{Sn} can be chosen to optimize the switching conditions of main switch during its turn-off by the expression below,

$$C_{Sn} \geq I / (dv_{Sa} / dt_{MAX}) \quad (19)$$

In order to ensure low current stresses and conduction losses through the auxiliary circuit snubber capacitors C_s and C_{Sa} can be made the smallest possible. This way, they are considered as the intrinsic output capacitances (C_{oss}) of each switch, respectively.

$$C_s = C_{oss}(S) \quad (20)$$




Fig. 5 – Turn-off Snubber Condition given by Expression (18).

$$C_{Sa} = C_{oss}(S_a) \quad (21)$$

As C_s and C_{Sa} guarantee low conduction losses, inductor L_s can be chosen to optimized the turn-off conditions of the main diode D. Therefore,

$$L_s \geq V_{ZY} / (di_D / dt_{MAX}) \quad (22)$$

IV. COMPARATIVE ANALYSIS

To evaluate the gains obtained by the proposed snubber design optimization, the converter with SAAS presented in [16] is implemented using both design guidelines, the original design guidelines provided in [16] and the design guidelines described in previous section (Section III). Table 1 gives the converter specifications.

A. Design guidelines from reference [16]

By [16] the resonant auxiliary elements are calculated using expressions (16), (17) and (23).

$$C_{Sn} = (I + V_{ZY} / Z_s) / (dv_{Sa} / dt_{MAX}) \quad (23)$$

As L_s and C_s are function of k_l and t_{ZVS} , expressions (16) and (17) are depicted in Fig. 6 for a range of values of k_l (1.0 to 2.0) and t_{ZVS} (2% to 20%T), where the converter operation period T is given by $T = 1/f_s$. From [16] typical values of k_l lies in the range of 1.3 and 1.5, whilst t_{ZVS} is in the range of 2% to 3% of T for Power Factor Correction (PFC) applications [20] and in the range of 10% to 15% for DC-DC applications [21]. For comparative purposes, k_l is chosen equal to 1.4 and t_{ZVS} equal to 10% T. By means of Fig. 6, L_s and C_s are found as, 35μH and 1.8nF, respectively. By expression (23), C_{Sn} is calculated equal to 2.8nF.

B. Design guidelines from Section III

Once that condition given by expression (18) is ensured,

TABLE 1. SPECIFICATIONS OF POWER CONVERTER PROTOTYPES

Component	Parameter	
	ZVT PWM converter with snubber assisted auxiliary switch.	True-PWM ZVS pole boost converter.
V_i	150 V	150 V
V_o	400 V	400 V
P_o	1.0 kW	1.0 kW
f_s	100 kHz	100 kHz
L	0.9 mH	0.9 mH
C	150 μF	150 μF
S	IRFP450	IRFP450
S_a	IRF840	HGTP3N60C3D
D	MUR1560	MUR1560
D_{a1}, D_{a2}, D_{a3}	RHR870	MUR1560




Fig. 6 – Graphical Representation of Expressions (16) and (17).

the auxiliary elements are calculated by expressions (19) and (22), as $L_s = 4\mu\text{H}$, $C_{Sn} = 2.7\text{nF}$ (IRF840) and C_s is the output capacitance of the MOSFET (0.4nF) itself. Due to the non-linear characteristic of the MOSFET output capacitance (C_{oss}) it is estimated as two or three times smaller than the value presented by the data sheet ($C_{oss} = 310\text{pF}$, $V_{DS} = 25\text{V}$) [22], resulting in a value for C_s of about 155pF. Therefore, $Z_s = \sqrt{L_s / C_s} \approx 160.6\Omega$.

V. EXPERIMENTAL RESULTS

In order to compare the efficiency gain of the proposed optimized snubber design, the performance of the ZVT DC-DC PWM boost converter with SAAS [15-17] was evaluated on a 1 kW, 100 kHz laboratory prototype. The main converter parameters are summarized in Table 2. Two sets of auxiliary circuit elements were built. For the first set, the elements were specified following the design guideline given by [16] and presented in Section IV(A), Fig. 7(a). For the second set, the elements were specified following the optimized snubber design presented in Section IV(B), Fig. 7(b).

Moreover, a ZVT PWM boost converter with auxiliary DC voltage source, Fig. 7(c), was also compared. The parameters of this topology are given in Table 2. To reduce the auxiliary semiconductors and coupled inductors parasitic capacitance effects, a saturable inductor, implemented with 8 turns on a Toshiba “spike killer” core (SA 14x8x4.5) was used in series with L_s .

Fig. 8 shows the most relevant experimental waveforms obtained from the ZVT PWM boost converters with SAAS prototypes. It can be seen by the waveforms of voltage across the main switches that soft-switching conditions are achieved for main switch turn-on and turn-off processes, Fig. 8(a) and 8(c) for the original design guidelines and in Fig. 8(b) and 8(d) for the presented improved design guidelines, respectively.

In Fig. 9 it can be seen that current through L_s is slightly lower in the original design guidelines Fig. 9(a) than that in the presented improved design guidelines Fig. 9(b).

TABLE 2 –AUXILIARY CIRCUIT PARAMETERS

Component	Parameter		
	ZVT PWM converter with SAAS.		True PWM ZVS pole boost converter, ref. [5].
	Proposed	Ref [16].	
L_s	4 μ H	35 μ H	3.7 μ F(+ L_k =1 μ F)
C_s	0.4nF	1.8nF	5.1 nF
C_{sn}	2.7nF	2.8nF	-----
$F. Core$	----	----	EE-30/14
$N. of Turns$	----	----	10/30

However, the commutation time is higher with the original design guidelines, Fig. 9(a), which ensures low conduction losses to the presented improved design guidelines. In Fig. (9) it also can be seen that auxiliary switch turn-off is smooth due to the presence of C_{sn} . Actually, a perfect voltage turn-off of main switch cannot be achieved due to the voltage drop across C_{sn} occurred at instant t_6 , when the reverse recovery of diodes D_{a2} and D_{a3} take place. Thus, turn-off losses of main switch are function of L_s and input current I .

Fig. 10 shows the waveforms in the snubber elements, L_s and C_{sn} , where the above mentioned voltage drop can be seen.

By Fig. 11 it can be seen that, at full load, the efficiency of the converter designed by the improved snubber design (circles) is about 0.5% higher and the average efficiency gain for the entire output range is higher than 0.5% compared to the original design (triangles). Besides, the improved snubber design also achieved higher efficiency for about 80% of entire load range compared to a True PWM ZVS pole boost




Fig. 7 – Diagram of the implemented prototypes. ZVT PWM boost converter with SAAS: (a) by snubber improved design; (b) by design of ref [16]; (c) True-PWM ZVS pole boost converter [5].

converter (squares). As a result of the auxiliary circuit lower conduction, the ZVT PWM with SAAS with the proposed design presents higher efficiency in light and medium load conditions. This feature is offset by the turn-off losses of main switch, which are increased in high load conditions due to reverse recovery of auxiliary diodes.

To overcome this problem it is required to consider not only the main diode (D) di/dt requirements but also the auxiliary diodes di/dt to compute the auxiliary inductor L_s . However, a trade-off between the auxiliary circuit conduction losses and turn-off losses of main switch should be defined and adopted to calculate L_s . With this trade-off the efficiency may be even improved.

VI. CONCLUSION

This paper presented an improved design to calculate the auxiliary elements of the ZVT DC-DC PWM converters with snubber assisted auxiliary switch. The presented design




Fig. 8 – Main switch experimental waveforms. (a) and (b) for original design guidelines; (c) and (d) for presented improved design guidelines.




Fig. 9 – Auxiliary switch experimental waveforms. (a) for original design guidelines; (b) for presented improved design guidelines.




Fig. 10 – Snubber elements experimental waveforms. (a) for original design guidelines; (b) for presented improved design guidelines.




Fig. 11 – Efficiency curves.

guidelines are based on the unique location of the turn-off snubber capacitor shared by the active switches. As the snubber energy does not circulate through auxiliary inductor, a reduction of the auxiliary circuit conduction losses can be achieved. As a result, converter efficiency can be improved.

Theoretical analysis is confirmed by the comparison of experimental results obtained from two prototypes designed by the presented improved design guidelines and by the original design guidelines [16]. The results show an efficiency gain higher than 0.5% for entire output power range.

In addition, experimental results also have shown that with the improved design the ZVT PWM converters with SAAS can be competitive with ZVT PWM converters with constant auxiliary voltage source (True PWM ZVS pole) in a large load range, which makes the ZVT with SAAS converter a strong candidate for PFC applications. On the other hand, the ZVT with SAAS converter presented smaller efficiency at full-load (20%), its smaller component count and design simplicity still make it competitive, when compared to the True PWM ZVS pole converter.

ACKNOWLEDGMENT

The authors would like to express their gratitude to the Brazilian Financial Agency – CAPES for financial support, Icotron – an EPCOS Company and THORTHON Inpec Eletrônica Ltda for material support. They also thank to GEPOC students for their help during the experimental results, especially to Mr. Cleber Zanatta.

REFERENCES

- [1] Hua, G., Leu, C.-S., Lee, F. C., "Soft-Switching Techniques in PWM Converters", in *IEEE Trans. On Industrial Electronics*, Vol. 42, Issue 6, p. 595-603, 1995;
- [2] Hua, G., Leu, C.-S., Lee, F. C., "Novel Zero-Voltage-Transition PWM Converters", in *IEEE Power Electronics Specialists Conference*, p. 55-60, 1992;
- [3] Erickson, R. W., Maksimovic, D., *Fundamentals of Power Electronics*, University of Colorado, Bolder, Colorado, 2nd edition, p. 92-100;
- [4] Trivedi, M., Shenai, K., "Evaluation of Planar and Trench IGBT for Hard- and Soft-Switching Performance" in *Proc. of IEEE Industry Application Society Annual Meeting IAS'99*, 1999, p.717-721;
- [5] Martins, D. C., Brilhante, J. A., Seixas, F. J., Barbi, I., "Buck PWM Converter Using a New ZVS Commutation Cell – Design and Experimentation", in *COBEP 93*, p. 93-98, 1993;
- [6] Gegner, J. P., Lee, C. Q., "Zero-Voltage-Transition Converters Using a Simple Magnetic Feedback Technique", in *IEEE Power Electronics Specialists Conference*, p. 590-596, 1994;
- [7] Gegner, J.P., Lee, C.Q., "Zero-Voltage-Transition Converters Using an Inductor Feedback Technique", in *IEEE Applied Power Electronics Conference*, Vol.2, p. 862-868, Ninth Annual, 1994;
- [8] Lee, F. C., Lin, R. L., Y.Zhao, "Improved Soft-Switching ZVT Converters with Active Snubber", in *IEEE Applied Power Electronics Conference*, Vol. 2, p. 1063-1069, 1998;
- [9] Filho, N. P., Farias, V. J., Freitas, L. C., "A Novel Family of DC-DC PWM Converters Using the Self-Resonance Principle", in *IEEE Power Electronics Specialists Conference*, p. 1385-1391, 1994;
- [10] Yang, L., Lee, C. Q., "Analysis and Design of Boost Zero-Voltage-Transition PWM Converter", in *IEEE Applied Power Electronics Conference*, p. 707-713, 1993;
- [11] Moschopoulos, G., Jain, P., Joos, G., "A Novel Zero-Voltage Switched PWM Boost Converter", in *IEEE Power Electronics Specialists Conference*, p. 694-700, 1995;
- [12] Tseng, C.-J., Chen, C.-L., "Novel ZVT-PWM Converters With Active Snubbers", in *IEEE Transactions on Power Electronics*, Vol. 13, n. 5, p. 861-869, 1998;
- [13] D. M. Xu, J. M. Zhang, Y. C. Ren, Z. Qian, "A Novel Single-Phase Active-Clamped ZVT-PWM PFC Converter", in *IEEE Applied Power Electronics Conference*, p. 456-459, 2000;
- [14] Jain, N., Jain, P., Joós, G., "Analysis of a Zero Voltage Transition Boost Converter using a Soft Switching Auxiliary Circuit with Reduced Conduction Losses", in *IEEE Power Electronics Specialists Conference*, Vol. 4, p. 1799-1804, 2001;
- [15] Streit, R., Tollik, D., "A High Efficiency Telecom Rectifier Using A Novel Soft-Switched Boost-Based Input Current Shaper", in *INTELEC*, p. 720-726, 1991;
- [16] Yaakov, S. B., Ivensky, G., Levitin, O. and Treiner A., "Optimization of the Auxiliary Switch Components in a Flying Capacitor ZVS PWM Converters", in *IEEE Applied Power Electronics Conference*, p. 503-509, 1995;
- [17] Liu, H. -F., Liu, Y. -H. and Tzou, Y. -Y., "Implementation of ZVT Soft Switching Technique in a Single-Phase PFC Rectifier for Server Power Supply". in *IEEE Power Electronics and Motion Control Conference PIEMC 2000*, p. 584-589, Vol. 2;
- [18] Kim, T.-W., Kim, H. -S., Ahn, H. -W., "An Improved ZVT PWM Boost Converter", in *IEEE Power Electronics Specialists Conference*, Vol. 2, p. 615-619, 2000;
- [19] Menegáz, P. J. M., C6, M. A., Simonetti, D. S. L., Vieira, J. L. F., "Improving the Operation of ZVT DC-DC Converters", in *IEEE Power Electronics Specialists Conference*, p. 293-297, 1999;
- [20] Bazinet, J., O'Connor, J. A., "Analysis and Design of a Zero Voltage Transition Power Factor Correction Circuit", in *IEEE Applied Power Electronics Conference*, p. 591-597;
- [21] Zhu, J. Y. and Ding, D., "Zero-Voltage- and Zero-Current-Switched PWM DC-DC Converters Using Active Snubber", in *IEEE Trans. on Industry Applications*, Vol. 35, Issue 6, 1999, p. 1406-1412;
- [22] International Rectifiers Application note, "A More Realistic Characterization Of Power MOSFET Output Capacitance Coss", AN-1001;
- [23] Stein, C. M. O.; Hey, H.L.; "A New Family of Soft-Switching DC-DC PWM Converters Using a True ZCZVT Commutation Cell", in *IEEE IECON 98*, p. 1030 –1035.