

ANALYSIS AND DESIGN OF TWO FLYBACK-BASED INTEGRATED CONVERTERS FOR THE IMPLEMENTATION OF LFSW ELECTRONIC BALLASTS

Tiago B. Marchesan¹, Marco A. Dalla Costa², Marina Perdigão³, J. Marcos Alonso² and Ricardo N. Prado¹

1. Electronic Ballast Research Group – GEDRE,PPGEE, Universidade Federal de Santa Maria, RS, Brazil.
2. Universidad de Oviedo, DIEECS, Tecnología Electrónica, Campus de Viesques, Gijón, Spain.
3. Instituto de Telecomunicações, Universidade de Coimbra, DEE, Pólo II, Coimbra, Portugal.

tiagobm@ieee.org

Abstract – This paper presents a simple configuration, based on the integration of two Flyback converters, to supply high intensity discharge (HID) lamps with a low frequency square waveform (LFSW), in order to avoid the occurrence of the acoustic resonance (AR) phenomenon. The proposed topology is compared to a previous presented one. Both topologies integrate two Flyback converters in different ways. Losses of both integration modes are compared and advantages are discussed in respect to current and voltage components stress. The proposed electronic ballast presents a high efficiency with a reduced number of components and no over current stress in the shared switch. Experimental results validate both configurations.

Keywords – Acoustic resonance, electronic ballasts, HID lamps, integrated converters.

I. INTRODUCTION

When High Intensity Discharge (HID) lamps are supplied by high frequency sinusoidal current waveforms, they are susceptible to the occurrence of the acoustic resonance (AR) phenomenon [1]. In literature, many works have studied this phenomenon and different methods have been proposed in order to avoid its occurrence [2] - [6].

The option of supplying the lamp with a low frequency square waveform (LFSW) is presented by many researchers as the most reliable technique [7][8][9]. However, the choice for this method demands electronic ballasts with a high number of power stages, increasing cost and decreasing efficiency.

Usually, in this method, three power stages are necessary. The first one, provides the input power factor correction (PFC), the second one is the power control (PC) stage, employed to guarantee the stable lamp operation and the last one is the inverter stage, used to alternate the lamp current.

The integration of converters has proven to be a good option to reduce the number of stages and components of the ballast, increasing efficiency and decreasing costs, becoming more attractive to the industry. However, when two converters are integrated their shared switch is submitted to some extra current or voltage stress.

In this paper, a novel integrated topology is proposed. Two Flyback converters employed in the PFC and PC stages of an electronic ballast are integrated in a single one. This topology is compared with a previous one presented in [8]. The basic difference between both integrations is that in the proposed one, the shared switch is submitted to a voltage

stress and in the previous one to extra current. The number of components employed in both topologies is the same and their design is similar. Therefore, the topics to be evaluated are the difference of operation, design, calculation of the shared switch drain to source voltage and rms current, and losses presented in both configurations.

II. INTEGRATED CONFIGURATIONS

The original circuit and both BiFlyback integrated topologies are presented in Fig. 1. The previous one, presented in [8] is called BiFlyback Integrated Ballast with Current Stress (BFIB-CS), and the proposed one is BiFlyback Integrated Ballast with Voltage Stress (BFIB-VS). It can be observed, from Fig. 1, that both topologies have the same number of components with similar voltage and current characteristics with the exception of the shared switch (S_1) and diodes D_5 and D_6 .

In order to understand how the current is distributed among the main switch (S_1) and diodes D_5 and D_6 in both configurations, the equivalent circuits and theoretical waveforms are presented in Fig. 2. As can be observed in BFIB-CS, the shared switch (S_1) handles the sum of the currents of both integrated flyback stages. The current through diodes D_5 and D_6 is equal to i_{L1} and i_{Fly_1} , respectively. On the other hand, in BFIB-VS, the shared switch (S_1) only handles the highest current of the two integrated Flyback stages in each instant, and diodes D_5 and D_6 only handle the difference between i_{L1} and i_{Fly_1} currents. This is the main difference between both topologies.

III. ANALYSIS OF THE PROPOSED INTEGRATED CIRCUITS

This section presents the theoretical analysis of both integrated circuits, which includes: design equations of the PC and PFC stages, and the analysis of rms current and drain-to-source voltage in the shared switch.

A. Design of the PC and PFC Stages

First of all, the characteristics of the PC stage, performed by the flyback converter, are presented. Some considerations are made, in order to analyze this stage: the former converter (PFC stage) is represented as a DC source, V_B ; only one of the secondary windings is taken into account, L_{Fly_2-3} ; the converter must work in discontinuous conduction mode (DCM); and the lamp is considered as a resistance. Then, the equivalent circuit is shown in Fig. 3(a) and the main waveforms of primary and secondary winding currents in Fig. 3(b).




Fig. 1. BiFlyback original circuit and proposed integrated configurations: BFIB-CS and BFIB-VS.




Fig. 2. Equivalent circuit and theoretical waveforms for both configurations.

The analysis of the flyback converter supplied from a DC source is already presented in [9]. Therefore, only the relevant equations are presented in this paper. This converter behaves as a resistance working in DCM, R_{Fly} , and its equivalent value is shown in (1). The condition to guarantee the DCM operation is shown in (2).

$$R_{Fly} = \frac{2L_{Fly_1}}{D^2 T_s} \quad (1)$$

$$n_2 < \frac{(1-D)V_L}{DV_B} \quad (2)$$

where L_{Fly_1} – PC flyback primary winding inductance, D – duty cycle, T_s – switching period, n_2 – PC flyback turns ratio, V_L – lamp voltage, and V_B – DC bus voltage.




Fig. 3. PC stage.

- PC stage – Flyback converter supplied from a DC source.
- Theoretical waveforms.

The PFC stage is also performed by a flyback converter working in DCM. This converter is loaded with the PC stage, which can be represented by its equivalent resistance, R_{Fly} . The equivalent circuit is presented in Fig. 4. The objective of this analysis is: to define the PFC flyback turns ratio in order to guarantee the DCM operation of the converter, n_1 ; to design the BUS voltage capacitor (C_B) according to a desired voltage ripple; and to define all other ballast components. It is important to emphasize that this analysis is common for both configurations, BFIB-VS and BFIB-CS.

In order to simplify the analysis, the following parameters are defined:

$$m = \frac{V_G}{V_B} \quad (3)$$




Fig. 4. PFC stage equivalent circuit.

$$\alpha = \frac{L_1}{L_{Fly_1}} \quad (4)$$

where V_G is the line voltage peak value, and L_1 is the primary winding inductance of the PFC flyback.

The flyback turns ratio, which is designed to the boundary between CCM and DCM operation, is shown below, neglecting the BUS voltage ripple.

$$n_1 = \frac{(1-D)}{D.m} \quad (5)$$

The duty cycle, D , used to calculate n_2 in (2) and n_1 in (5) must be the same, as both flyback converters share the same switch.

As can be seen in Fig. 4, the current $i_B(t)$, in the PFC stage, is divided between the BUS capacitor, C_B , and the PC flyback equivalent resistance, R_{Fly} . Then, considering that the AC component of $i_B(t)$ flows only through C_B and that the DC component, I_B , flows only through R_{Fly} , the BUS voltage, V_B , can be defined as:

$$V_B = I_B \cdot R_{Fly} \quad (6)$$

Where,

$$i_B(t) = \frac{V_G \cdot m \cdot D^2 \cdot T_S}{2 \cdot L_1} \cdot \sin^2(\omega t), \quad (7)$$

$$I_B = \frac{1}{\pi} \cdot \int_0^\pi i_B(t) \cdot dt = \frac{V_G \cdot m \cdot D^2 \cdot T_S}{4 \cdot L_1}, \quad (8)$$

ω is the line angular frequency and t the time.

Considering (1), (6) and (8), the voltage ratio, m , is defined in function of the inductance ratio, α , as presented below.

$$m = \sqrt{2 \cdot \alpha} \quad (9)$$

Equation (9) is plotted in fig. 5. This graphic allows to define the inductance ratio, α , according to a desired voltage ratio, m . It can be observed that the relation between the bus voltage and the input voltage, m , only depends on the inductance ratio α .




Fig. 5. Inductance ratio α as function of the voltage ratio m .

The equation (10) defines the output power of the analyzed converter, P_{out} . Besides, P_{out} can also be defined as in (11).

$$P_{out} = V_B \cdot I_B \quad (10)$$

$$P_{out} = \frac{P_{lamp}}{\eta} \quad (11)$$

where P_{lamp} is the lamp power and η the efficiency of the circuit.

Then, using (1), and (10) in (11), a closed equation to calculate L_1 is defined.

$$L_1 = \frac{\eta \cdot V_G \cdot D^2 \cdot T_S}{4 \cdot P_{lamp}} \quad (12)$$

Another important issue that must be analyzed before a complete design can be performed is the voltage ripple across the bulk capacitor, ΔV_B . The peak-to-peak voltage ripple across the bulk capacitor can be calculated through the charge injected into the capacitor (ΔQ), as follows:

$$\Delta V_B = \frac{\Delta Q}{C_B} = \frac{1}{2 \cdot \omega \cdot C_B} \cdot \int_0^\pi |i_B(t) - I_B| \cdot dt \quad (13)$$

The ripple factor is defined in (14). Therefore, the equation that defines the necessary BUS capacitance to limit the ripple below to a determined value is shown in (15).

$$v = \frac{\Delta V_B}{V_B} \quad (14)$$

$$C_B = \frac{m^2 \cdot D^2}{8 \cdot \pi \cdot L_1 \cdot f_S \cdot f \cdot v} \quad (15)$$

where f_S is the switching frequency, and f the line frequency.

B. Voltage and Current in the Shared Switch.

The analysis of maximum drain-to-source voltage and rms current in the shared switch for both circuit configurations is very important, since it is the main difference between the circuits. Besides, this analysis helps to define the suited configuration according to a desired application and, consequently, to choose the appropriate MOSFET to each case. This analysis must be performed for each configuration separately. The theoretical integrated switch current for both analyzed configurations is shown in Fig. 6.




Fig. 6. Integrated switch current waveforms for both configurations (not to horizontal scale).

1) BFIB-VS Analysis

As in this configuration only the highest current between both integrated stages is handled by the shared switch, the current through the main switch, S_1 , depends on the conduction angle β , (Fig. 6 (a)). During intervals $[0, \beta]$ and $[\pi - \beta, \pi]$, named PC interval, the switch handles the PC flyback stage current, and during interval $[\beta, \pi - \beta]$, named PFC interval, the switch handles the PFC flyback stage current. The conduction angle, β , depends on the ratio m , defined in (3):

$$\beta = \sin^{-1}\left(\frac{m}{2}\right) \quad (16)$$

This β value is in radians. Thus, the following equation represents it in seconds:

$$T_\beta = \frac{\beta}{\omega} \quad (17)$$

Therefore, for $m \leq 2$, the rms current through the main switch, I_{rms_VS} , can be defined as:

$$I_{rms_VS} = \sqrt{[I_{PC_VS}]^2 + [I_{PFC_VS}]^2} \quad (18)$$

where I_{PC_VS} is the switch rms current during the PC interval, and I_{PFC_VS} is the switch rms current during the PFC interval, which are defined below:

$$I_{PC_VS} = \sqrt{\frac{2}{T} \cdot \sum_{n=1}^{NT_{PC}} \int_0^{D \cdot T_S} \left(\frac{V_B \cdot t}{L_{Fly_1}} \right)^2 dt} \quad (19)$$

$$I_{PFC_VS} = \sqrt{\frac{2}{T} \cdot \sum_{n=1}^{NT_{PFC}} \int_0^{D \cdot T_S} \left(\frac{V_G \cdot \sin \left[\frac{2 \cdot \pi \cdot f \cdot (T_\beta + n \cdot T_S)}{L_1} \right] \cdot t}{L_1} \right)^2 dt} \quad (20)$$

Where T is the line period,

$$NT_{PC} = \frac{2 \cdot T_\beta}{T_S} \quad (21)$$

and

$$NT_{PFC} = \frac{\pi - 2 \cdot \beta}{\omega \cdot T_S} \quad (22)$$

Therefore, solving the integrals and using (12), equations (23) and (24) can be defined:

$$[I_{PC_VS}]^2 = \frac{8 \cdot NT_{PC} \cdot P_{lamp}^2}{3 \cdot V_B^2 \cdot f_S \cdot D \cdot \eta^2} \quad (23)$$

$$[I_{PFC_VS}]^2 = \frac{16 \cdot P_{lamp}^2}{3 \cdot V_G^2 \cdot f_S \cdot D \cdot \eta^2} \cdot \sum_{n=1}^{NT_{PFC}} \left(\sin \left[\frac{2 \cdot \pi \cdot f \cdot (T_\beta + n \cdot T_S)}{T_\beta + n \cdot T_S} \right] \right)^2 \quad (24)$$

In the case that $m > 2$ ($V_B < V_\beta$), the PC stage current is always higher than the PFC stage current in steady state. In this case, the main switch handles only the PC stage current, and its value can be defined as:

$$I_{rms_PC_VS} = \frac{2 \cdot P_{lamp}}{V_B \cdot \eta \cdot \sqrt{3} \cdot D} \quad (25)$$

Another important parameter to be considered is the maximum drain-to-source voltage in the main switch, V_{S_VS} . Thus, neglecting the flyback leakage inductance, this parameter can be defined as:

$$V_{S_VS} = V_G + V_B + \frac{V_B}{n_1} + \frac{V_L}{n_2} \quad (26)$$

Simplifying this equation:

$$V_{S_VS} = \frac{V_G + V_B}{1 - D} \quad (27)$$

2) BFIB-CS Analysis

In opposite to the former analysis, the rms current through the main switch does not depend on any conduction angle (Fig. 6 (b)), and can be directly defined as:

$$I_{rms_CS} = \sqrt{\frac{2}{T} \cdot \sum_{n=1}^{NT} \int_0^{D \cdot T_S} \left(\frac{V_B \cdot t}{L_{Fly_1}} + \frac{V_G \cdot \sin[2 \cdot \pi \cdot f \cdot (n \cdot T_S)] \cdot t}{L_1} \right)^2 dt} \quad (28)$$

Thus, simplifying the equation, the following expression is obtained:

$$I_{rms_CS} = \frac{2 \cdot P_{lamp}}{V_B \cdot V_G \cdot \eta} \cdot \sqrt{\frac{2}{3 \cdot T \cdot f_S \cdot D} \cdot \sum_{n=1}^{NT} [V_G + 2 \cdot V_B \cdot \sin(2 \cdot \pi \cdot f \cdot n \cdot T_S)]^2} \quad (29)$$

where:

$$NT = \frac{T}{T_S} \quad (30)$$

The maximum drain-to-source voltage in the main switch in this case, V_{S_CS} , can be one of the indicated in (31) and (32), whichever is higher. It depends on the projected input and BUS voltage. If $V_G > V_B$ the shared switch voltage is calculated using (31), on the other hand, (32) must be used.

$$V_{S_CS} = \frac{V_G}{1-D} \quad (31)$$

$$V_{S_CS} = \frac{V_B}{1-D} \quad (32)$$

3) Shared Switch Design

Considering the previous analysis the abacus of Fig.7 for both configurations (BFIB-VS and BFIB-CS) can be build. This abacus makes possible to design the electronic ballast evaluating the shared switch necessary characteristics for each case.

To build this abacus the following parameters have to be defined: mains – 110Vrms / 50 Hz; lamp - PHILIPS Master Color CDM-T 35W, converters switching frequency - 80 kHz and expected electronic ballast efficiency – 90%.

The characteristics of switch voltage and current are plotted in function of V_B and D , which can be chosen according to the desired MOSFET parameters.

IV. PROJECT EXAMPLE

Two Electronic ballasts are projected and implemented for an input voltage of 110V, 50Hz, in order to supply a 35W MH lamp. The ballasts were designed to a bus voltage of 100V. So, $m = 1.55$ is calculated in (3), and through the graphic of Fig.5, a relation between the inductances $\alpha = 1.2$ is obtained. Once the Flyback employed in the PC stage is projected according [5], the input flyback can be designed through the α ratio. The obtained inductance values for both PFC and PC flybacks are: $L_1=L_2= 278\mu H$, $L_{Fly_1}= 232\mu H$ and $L_{Fly_2}= L_{Fly_3}= 348\mu H$. The considered switching frequency is 80 kHz and the duty cycle for the steady state operation is around 39 %.

Through the abacus of Fig. 7 the expected peak voltage and rms current across the shared switch can be obtained as shown in Fig. 8. However, in the proposed BFIB-VS there is no over current in the shared switch; nevertheless the voltage stress is higher than in the previous presented topology (BFIB-CS).




Fig. 7. Integrated switch drain-to-source voltage and rms current characteristic.




Fig. 8. Defined shared switch drain-to-source voltage and rms current to $V_B=100V$ and $D=0.4$.

V. EXPERIMENTAL RESULTS

Experimental results shown in Fig. 9 and 10 validate BFIB-VS and BFIB-CS integrations. In figs. 9a, 10a and 9b, 10b the input and output characteristics of both configurations are presented; the measured input power factor was 0.996. In fig. 9c it can be observed that only the highest current between both flyback stages is handled by the shared switch (BFIB-VS) and not the sum of them as shown in fig 10c (BFIB-CS). The Drain-to-Source voltage in both topologies are shown in figs 9d and 10d and are in accordance with the previous calculated values.

Figure 11 shows the measured input current harmonics. They are in accordance to the IEC-61000-3-2 standard limits.

VI. LOSSES ANALYSIS

The main purpose of this section is to compare the losses in the shared switch (S_1) and diodes D_5 and D_6 , as there is no losses difference in the other components. The shared switch employed for both topologies are the same (IRFPE50), because the Drain-Source voltage (V_{DS}) for this project presents a difference of 164V, which is not significant to employ different MOSFETS. Losses are studied through simulation and presented in the graphic of Fig. 12. The efficiency obtained through experimental results, for the BFIB-VS configuration is 85% and for the BFIB-CS is 81 %. The lower efficiency of BFIB-CS occurs due to the higher shared switch conduction losses presented by this configuration, as can be seen in Fig.12.




Fig. 9. BFIB-VS experimental results.

- a. Input voltage (CH1-50V/div) and current (CH2-500mA/div), 5ms/div.
- b. Lamp voltage (CH1-50V/div) and current (CH2-500mA/div), 1ms/div.
- c. Converter currents: PFC stage (i_{L1} - 2A/div), PC stage (i_{Fly_1} - 2A/div) and shared switch (i_{S1} - 2A/div), 2ms/div.
- d. Shared switch voltage (CH1-100V/div), 2ms/div.




Fig. 10. BFIB-CS experimental results.

- a. Input voltage (CH1-50V/div) and current (CH2-500mA/div), 5ms/div.
b. Lamp voltage (CH1-50V/div) and current (CH2-500mA/div), 1ms/div.
c. Converter currents: PFC stage (i_{L1} - 2A/div), PC stage (i_{Fly_1} - 2A/div) and shared switch (i_{S1} - 2A/div), 2ms/div.
d. Shared switch voltage (CH1-100V/div), 2ms/div.




Fig. 11. Measured input current harmonics compared to the IEC61000-3-2 standard limits.




Fig. 12. Comparison between losses in the two electronic ballasts configurations.

VII. CONCLUSION

The proposed BFIB-VS electronic ballast complies with the industry claims on reducing the product final costs, maintaining high efficiency, input power factor correction and the desired lamp operation. Experimental results validate both configurations and losses comparison show that BFIB-VS configuration presents better efficiency than BFIB-CS to supply a 35W Metal Halide lamp considering an input

voltage of 110V rms. The main difference between both topology losses takes place in the shared switch (S_1). Although the switching losses for the BFIB-VS are higher, the difference of the conduction losses percentage is considerable, leading to a lower overall efficiency of the BFIB-CS configuration in relation to the proposed one, BFIB-VS.

REFERENCES

- [1] J. J. de Groot and J. van Vliet, *THE HIGH-PRESSURE SODIUM LAMP*. Philips technical library. MacMillan Education, 1986.
- [2] M. A. Dalla Costa, J. M. Alonso, J. Ribas, J. Cardesín, and J. García, "Acoustic-Resonance Characterization of Low-Wattage Metal-Halide Lamps." *IEEE Transactions on Plasma Science*, vol. 35, no. 1, February 2007, pp. 43-58.
- [3] M. A. Dalla Costa, J. M. Alonso, E. Lopez, A. J. Calleja, and J. Ribas, "Acoustic Resonance Characterization of Low-Wattage Metal Halide Lamps under Low-Frequency Square-Waveform Operation." *Industry Applications Conference (IAS)*, vol. 3, 2005, pp. 1575-1580.
- [4] J. Garcia-Garcia, J. Cardesín, J. Ribas, A. J. Calleja, M. Rico-Secades, J. M. Alonso, and E. L. Corominas, "Minimization of Acoustic Resonances in HID Lamps: Analysis and Comparison of Power Harmonics Content in High Frequency Non-Resonant Inverters," *IEEE Transactions on Power Electronics*, vol. 20, Issue 6, Nov. 2005, pp.1467-1478.
- [5] J. Garcia, J. Cardesín, J. Ribas, A. J. Calleja, E. L. Corominas, M. Rico-Secades, and J. M. Alonso, "New control strategy in a square-wave inverter for low wattage metal halide lamp supply to avoid acoustic resonances." *IEEE Transactions on Power Electronics*, vol.21, Issue 1, Jan. 2006, pp. 243-253.
- [6] J. Correa, M. Ponce, J. Arau, M. Sanchez, and E. Rodriguez, "Evaluation of Close Loop Digital Control Based in a Microcontroller and Used to Eliminate Acoustic Resonance in HID Lamps," *IEEE Power Electronics Specialists Conference (PESC)*, vol. 1, June 2004, pp. 401-405.
- [7] M. Shen, Z. Qian, and F. Z. Peng, "Design of a two-stage low-frequency square-wave electronic ballast for HID lamps," *IEEE Transaction on Industry Applications*, vol. 39, 2003, pp. 424 - 430.
- [8] T. B. Marchesan, D. Pappis, R. A. Pinto, A. Campos, R. N. do Prado, "Double-Flyback Half-Bridge electronic ballast to supply HPS lamps," *IEEE Industrial Electronics Conference (IECON)*, November 2005.
- [9] M. A. Dalla Costa, J. M. Alonso, J. Garcia, J. Cardesin, "Low-cost electronic ballast to supply MH lamps based on flyback converter," *Electronics Letters*, vol. 41, n° 10, May 2005, pp. 615-616.
- [10] J. M. Alonso, J. Ribas, M. Rico-Secades, J. Garcia, J. Cardesín, and M. A. Dalla Costa, "Evaluation of High-Frequency Sinusoidal Waveform Superposed with Third Harmonic for Stable Operation of Metal Halide Lamps," *IEEE Transactions on Industry Applications*, vol. 41, Issue 3, May-June 2005, pp. 721-727.

- [11] J. Wang, D. Xu, and H. Yang, "Low-Frequency Sine Wave Modulation of 250W High-Frequency Metal Halide Lamp Ballasts", IEEE Applied Power Electronics Conference and Exposition (APEC), vol. 2, 2004, pp. 1003-1007.
- [12] T. F. Wu, and Y. K. Chen, "Analysis and design of an isolated single-stage converter achieving power-factor correction and fast regulation," IEEE Transaction on Industrial Electronics, Vol.46, Issue 4, August 1999, pp. 759-767.
- [13] M. A. Dalla Costa, J. M. Alonso, J. García, J. Cardesin, M. Rico, "A Novel Low Cost Electronic Ballast to Supply Metal Halide Lamps," IEEE industry applications Society Meeting (IAS), vol. 3, October 2005, pp. 1575-1580.